{"id":"https://openalex.org/W2414535671","doi":"https://doi.org/10.1587/transele.e99.c.717","title":"A New High-Density 10T CMOS Gate-Array Base Cell for Two-Port SRAM Applications","display_name":"A New High-Density 10T CMOS Gate-Array Base Cell for Two-Port SRAM Applications","publication_year":2016,"publication_date":"2016-01-01","ids":{"openalex":"https://openalex.org/W2414535671","doi":"https://doi.org/10.1587/transele.e99.c.717","mag":"2414535671"},"language":"en","primary_location":{"id":"doi:10.1587/transele.e99.c.717","is_oa":false,"landing_page_url":"https://doi.org/10.1587/transele.e99.c.717","pdf_url":null,"source":{"id":"https://openalex.org/S2489501747","display_name":"IEICE Transactions on Electronics","issn_l":"0916-8524","issn":["0916-8524","1745-1353"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4320800604","host_organization_name":"Institute of Electronics, Information and Communication Engineers","host_organization_lineage":["https://openalex.org/P4320800604"],"host_organization_lineage_names":["Institute of Electronics, Information and Communication Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEICE Transactions on Electronics","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5108674610","display_name":"Nobutaro Shibata","orcid":null},"institutions":[{"id":"https://openalex.org/I2251713219","display_name":"NTT (Japan)","ror":"https://ror.org/00berct97","country_code":"JP","type":"company","lineage":["https://openalex.org/I2251713219"]}],"countries":["JP"],"is_corresponding":true,"raw_author_name":"Nobutaro SHIBATA","raw_affiliation_strings":["NTT Microsystem Integration Laboratories, NTT Corporation"],"affiliations":[{"raw_affiliation_string":"NTT Microsystem Integration Laboratories, NTT Corporation","institution_ids":["https://openalex.org/I2251713219"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5110403350","display_name":"Yoshinori Gotoh","orcid":null},"institutions":[{"id":"https://openalex.org/I2251713219","display_name":"NTT (Japan)","ror":"https://ror.org/00berct97","country_code":"JP","type":"company","lineage":["https://openalex.org/I2251713219"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Yoshinori GOTOH","raw_affiliation_strings":["NTT Microsystem Integration Laboratories, NTT Corporation"],"affiliations":[{"raw_affiliation_string":"NTT Microsystem Integration Laboratories, NTT Corporation","institution_ids":["https://openalex.org/I2251713219"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5112523099","display_name":"Takako Ishihara","orcid":null},"institutions":[{"id":"https://openalex.org/I2251713219","display_name":"NTT (Japan)","ror":"https://ror.org/00berct97","country_code":"JP","type":"company","lineage":["https://openalex.org/I2251713219"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Takako ISHIHARA","raw_affiliation_strings":["NTT Microsystem Integration Laboratories, NTT Corporation"],"affiliations":[{"raw_affiliation_string":"NTT Microsystem Integration Laboratories, NTT Corporation","institution_ids":["https://openalex.org/I2251713219"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5108674610"],"corresponding_institution_ids":["https://openalex.org/I2251713219"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.04720707,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"E99.C","issue":"6","first_page":"717","last_page":"726"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/static-random-access-memory","display_name":"Static random-access memory","score":0.725277304649353},{"id":"https://openalex.org/keywords/sense-amplifier","display_name":"Sense amplifier","score":0.6593303680419922},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.6450853943824768},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.5180942416191101},{"id":"https://openalex.org/keywords/port","display_name":"Port (circuit theory)","score":0.48923563957214355},{"id":"https://openalex.org/keywords/amplifier","display_name":"Amplifier","score":0.44959062337875366},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.44701918959617615},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.4046930968761444},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.39789387583732605},{"id":"https://openalex.org/keywords/semiconductor-memory","display_name":"Semiconductor memory","score":0.2746170461177826}],"concepts":[{"id":"https://openalex.org/C68043766","wikidata":"https://www.wikidata.org/wiki/Q267416","display_name":"Static random-access memory","level":2,"score":0.725277304649353},{"id":"https://openalex.org/C32666082","wikidata":"https://www.wikidata.org/wiki/Q7450979","display_name":"Sense amplifier","level":3,"score":0.6593303680419922},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.6450853943824768},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.5180942416191101},{"id":"https://openalex.org/C32802771","wikidata":"https://www.wikidata.org/wiki/Q2443617","display_name":"Port (circuit theory)","level":2,"score":0.48923563957214355},{"id":"https://openalex.org/C194257627","wikidata":"https://www.wikidata.org/wiki/Q211554","display_name":"Amplifier","level":3,"score":0.44959062337875366},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.44701918959617615},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.4046930968761444},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.39789387583732605},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.2746170461177826}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1587/transele.e99.c.717","is_oa":false,"landing_page_url":"https://doi.org/10.1587/transele.e99.c.717","pdf_url":null,"source":{"id":"https://openalex.org/S2489501747","display_name":"IEICE Transactions on Electronics","issn_l":"0916-8524","issn":["0916-8524","1745-1353"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4320800604","host_organization_name":"Institute of Electronics, Information and Communication Engineers","host_organization_lineage":["https://openalex.org/P4320800604"],"host_organization_lineage_names":["Institute of Electronics, Information and Communication Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEICE Transactions on Electronics","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy","score":0.7900000214576721}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":18,"referenced_works":["https://openalex.org/W436750969","https://openalex.org/W1511995005","https://openalex.org/W1557333709","https://openalex.org/W1565505009","https://openalex.org/W1844567777","https://openalex.org/W2003644260","https://openalex.org/W2030257259","https://openalex.org/W2052389663","https://openalex.org/W2071870540","https://openalex.org/W2078837501","https://openalex.org/W2096644804","https://openalex.org/W2118304747","https://openalex.org/W2128085968","https://openalex.org/W2149247174","https://openalex.org/W2162586997","https://openalex.org/W2343594632","https://openalex.org/W4248763099","https://openalex.org/W4250364519"],"related_works":["https://openalex.org/W1835913819","https://openalex.org/W2051363901","https://openalex.org/W2127348582","https://openalex.org/W2136142653","https://openalex.org/W2373152541","https://openalex.org/W2174410816","https://openalex.org/W3209598999","https://openalex.org/W2159817233","https://openalex.org/W3200702775","https://openalex.org/W2351439697"],"abstract_inverted_index":{"Two-port":[0],"SRAMs":[1],"are":[2,43],"frequently":[3],"installed":[4],"in":[5,57,62],"gate-array":[6],"VLSIs":[7],"to":[8,50,141,171],"implement":[9,35],"smart":[10],"functions.":[11],"This":[12],"paper":[13],"presents":[14],"a":[15,36,76,86,111,118,123,161],"new":[16,114],"high-density":[17],"10T":[18],"CMOS":[19],"base":[20,30,74,104],"cell":[21,31,39,48],"for":[22,192],"gate-array-based":[23],"two-port":[24,37,78],"SRAM":[25,79],"applications.":[26],"Using":[27],"the":[28,46,68,73,134,145,153,179],"single":[29],"alone,":[32],"we":[33,131],"can":[34],"memory":[38,47,149],"whose":[40],"bitline":[41,137],"contacts":[42],"shared":[44],"with":[45,85,101,117,147,174],"adjacent":[49],"one":[51],"of":[52,93,126,160,186,196],"two":[53,94,187],"dedicated":[54],"sides,":[55],"resulting":[56],"greatly":[58],"reduced":[59,133],"parasitic":[60],"capacitance":[61],"bitlines.":[63],"To":[64],"throw":[65],"light":[66],"on":[67],"total":[69],"performance":[70],"derived":[71],"from":[72,139],"cell,":[75],"plain":[77],"macro":[80,146],"was":[81,99,167,189],"designed":[82],"and":[83,110,129,165,178],"fabricated":[84],"0.35-\u00b5m":[87],"low":[88],"cost,":[89],"logic":[90],"process.":[91],"Each":[92],"10-bit":[95],"power-saved":[96],"address":[97,154],"decoders":[98],"formed":[100],"36%":[102],"fewer":[103],"cells":[105,150],"by":[106],"employing":[107],"complex":[108],"gates":[109],"subdecoder.":[112],"The":[113],"sense":[115],"amplifier":[116],"complementary":[119],"sensing":[120],"scheme":[121],"had":[122],"fine":[124],"sensitivity":[125],"35":[127],"mVpp,":[128],"so":[130],"successfully":[132],"required":[135],"read":[136],"signal":[138],"250":[140],"70":[142],"mVpp.":[143],"With":[144],"1024":[148],"per":[151],"bitline,":[152],"access":[155],"time":[156],"under":[157],"typical":[158],"conditions":[159],"2.5-V":[162],"power":[163,180],"supply":[164],"25\u00b0C":[166],"4.0":[168],"ns":[169],"(equal":[170],"that":[172],"obtained":[173],"full-custom":[175],"style":[176],"design)":[177],"consumption":[181],"at":[182],"200-MHz":[183],"simultaneous":[184],"operations":[185],"ports":[188],"6.7":[190],"mW":[191],"an":[193],"I/O-data":[194],"width":[195],"1":[197],"bit.":[198]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}