{"id":"https://openalex.org/W2002677306","doi":"https://doi.org/10.1587/transele.e93.c.1662","title":"An Analysis and Design Methodology of Resistor-Based Phase Error Averaging for Multiphase Generation","display_name":"An Analysis and Design Methodology of Resistor-Based Phase Error Averaging for Multiphase Generation","publication_year":2010,"publication_date":"2010-01-01","ids":{"openalex":"https://openalex.org/W2002677306","doi":"https://doi.org/10.1587/transele.e93.c.1662","mag":"2002677306"},"language":"en","primary_location":{"id":"doi:10.1587/transele.e93.c.1662","is_oa":false,"landing_page_url":"https://doi.org/10.1587/transele.e93.c.1662","pdf_url":null,"source":{"id":"https://openalex.org/S2489501747","display_name":"IEICE Transactions on Electronics","issn_l":"0916-8524","issn":["0916-8524","1745-1353"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4320800604","host_organization_name":"Institute of Electronics, Information and Communication Engineers","host_organization_lineage":["https://openalex.org/P4320800604"],"host_organization_lineage_names":["Institute of Electronics, Information and Communication Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEICE Transactions on Electronics","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5100713603","display_name":"Youngsang Kim","orcid":"https://orcid.org/0000-0001-6320-3380"},"institutions":[{"id":"https://openalex.org/I123900574","display_name":"Pohang University of Science and Technology","ror":"https://ror.org/04xysgw12","country_code":"KR","type":"education","lineage":["https://openalex.org/I123900574"]}],"countries":["KR"],"is_corresponding":true,"raw_author_name":"Young-Sang KIM","raw_affiliation_strings":["Pohang University of Science and Technology (POSTECH)","[Pohang University of Science and Technology (POSTECH)]"],"affiliations":[{"raw_affiliation_string":"Pohang University of Science and Technology (POSTECH)","institution_ids":["https://openalex.org/I123900574"]},{"raw_affiliation_string":"[Pohang University of Science and Technology (POSTECH)]","institution_ids":["https://openalex.org/I123900574"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5110517221","display_name":"Yunjae Suh","orcid":null},"institutions":[{"id":"https://openalex.org/I123900574","display_name":"Pohang University of Science and Technology","ror":"https://ror.org/04xysgw12","country_code":"KR","type":"education","lineage":["https://openalex.org/I123900574"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Yunjae SUH","raw_affiliation_strings":["Pohang University of Science and Technology (POSTECH)","[Pohang University of Science and Technology (POSTECH)]"],"affiliations":[{"raw_affiliation_string":"Pohang University of Science and Technology (POSTECH)","institution_ids":["https://openalex.org/I123900574"]},{"raw_affiliation_string":"[Pohang University of Science and Technology (POSTECH)]","institution_ids":["https://openalex.org/I123900574"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5103066003","display_name":"Hong-June Park","orcid":null},"institutions":[{"id":"https://openalex.org/I123900574","display_name":"Pohang University of Science and Technology","ror":"https://ror.org/04xysgw12","country_code":"KR","type":"education","lineage":["https://openalex.org/I123900574"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Hong-June PARK","raw_affiliation_strings":["Pohang University of Science and Technology (POSTECH)","[Pohang University of Science and Technology (POSTECH)]"],"affiliations":[{"raw_affiliation_string":"Pohang University of Science and Technology (POSTECH)","institution_ids":["https://openalex.org/I123900574"]},{"raw_affiliation_string":"[Pohang University of Science and Technology (POSTECH)]","institution_ids":["https://openalex.org/I123900574"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5033088278","display_name":"Jae\u2010Yoon Sim","orcid":"https://orcid.org/0000-0003-1814-6211"},"institutions":[{"id":"https://openalex.org/I123900574","display_name":"Pohang University of Science and Technology","ror":"https://ror.org/04xysgw12","country_code":"KR","type":"education","lineage":["https://openalex.org/I123900574"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Jae-Yoon SIM","raw_affiliation_strings":["Pohang University of Science and Technology (POSTECH)","[Pohang University of Science and Technology (POSTECH)]"],"affiliations":[{"raw_affiliation_string":"Pohang University of Science and Technology (POSTECH)","institution_ids":["https://openalex.org/I123900574"]},{"raw_affiliation_string":"[Pohang University of Science and Technology (POSTECH)]","institution_ids":["https://openalex.org/I123900574"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5100713603"],"corresponding_institution_ids":["https://openalex.org/I123900574"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.08041692,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"E93-C","issue":"12","first_page":"1662","last_page":"1669"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10187","display_name":"Radio Frequency Integrated Circuit Design","score":0.9984999895095825,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10299","display_name":"Photonic and Optical Devices","score":0.998199999332428,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/least-significant-bit","display_name":"Least significant bit","score":0.7492067813873291},{"id":"https://openalex.org/keywords/resistor","display_name":"Resistor","score":0.739722728729248},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.6815837621688843},{"id":"https://openalex.org/keywords/linearity","display_name":"Linearity","score":0.6610695719718933},{"id":"https://openalex.org/keywords/ring-oscillator","display_name":"Ring oscillator","score":0.6001086831092834},{"id":"https://openalex.org/keywords/monte-carlo-method","display_name":"Monte Carlo method","score":0.5936074256896973},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5097939372062683},{"id":"https://openalex.org/keywords/phase-locked-loop","display_name":"Phase-locked loop","score":0.48188334703445435},{"id":"https://openalex.org/keywords/phase","display_name":"Phase (matter)","score":0.4108425974845886},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.3750571012496948},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.2806876301765442},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2351589798927307},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.23169827461242676},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.20612987875938416},{"id":"https://openalex.org/keywords/phase-noise","display_name":"Phase noise","score":0.19575437903404236},{"id":"https://openalex.org/keywords/statistics","display_name":"Statistics","score":0.1946406066417694},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.09742259979248047}],"concepts":[{"id":"https://openalex.org/C4305246","wikidata":"https://www.wikidata.org/wiki/Q3885225","display_name":"Least significant bit","level":2,"score":0.7492067813873291},{"id":"https://openalex.org/C137488568","wikidata":"https://www.wikidata.org/wiki/Q5321","display_name":"Resistor","level":3,"score":0.739722728729248},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.6815837621688843},{"id":"https://openalex.org/C77170095","wikidata":"https://www.wikidata.org/wiki/Q1753188","display_name":"Linearity","level":2,"score":0.6610695719718933},{"id":"https://openalex.org/C104111718","wikidata":"https://www.wikidata.org/wiki/Q2153973","display_name":"Ring oscillator","level":3,"score":0.6001086831092834},{"id":"https://openalex.org/C19499675","wikidata":"https://www.wikidata.org/wiki/Q232207","display_name":"Monte Carlo method","level":2,"score":0.5936074256896973},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5097939372062683},{"id":"https://openalex.org/C12707504","wikidata":"https://www.wikidata.org/wiki/Q52637","display_name":"Phase-locked loop","level":3,"score":0.48188334703445435},{"id":"https://openalex.org/C44280652","wikidata":"https://www.wikidata.org/wiki/Q104837","display_name":"Phase (matter)","level":2,"score":0.4108425974845886},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.3750571012496948},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.2806876301765442},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2351589798927307},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.23169827461242676},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.20612987875938416},{"id":"https://openalex.org/C89631360","wikidata":"https://www.wikidata.org/wiki/Q1428766","display_name":"Phase noise","level":2,"score":0.19575437903404236},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.1946406066417694},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.09742259979248047},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0}],"mesh":[],"locations_count":3,"locations":[{"id":"doi:10.1587/transele.e93.c.1662","is_oa":false,"landing_page_url":"https://doi.org/10.1587/transele.e93.c.1662","pdf_url":null,"source":{"id":"https://openalex.org/S2489501747","display_name":"IEICE Transactions on Electronics","issn_l":"0916-8524","issn":["0916-8524","1745-1353"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4320800604","host_organization_name":"Institute of Electronics, Information and Communication Engineers","host_organization_lineage":["https://openalex.org/P4320800604"],"host_organization_lineage_names":["Institute of Electronics, Information and Communication Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEICE Transactions on Electronics","raw_type":"journal-article"},{"id":"pmh:oai:oasis.postech.ac.kr:2014.oak/10298","is_oa":false,"landing_page_url":"http://oasis.postech.ac.kr/handle/2014.oak/10298","pdf_url":null,"source":{"id":"https://openalex.org/S4306401965","display_name":"Open Access System for Information Sharing (Pohang University of Science and Technology)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I123900574","host_organization_name":"Pohang University of Science and Technology","host_organization_lineage":["https://openalex.org/I123900574"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"ARTICLE"},{"id":"pmh:oai:oasis.postech.ac.kr:2014.oak/25151","is_oa":false,"landing_page_url":"https://oasis.postech.ac.kr/handle/2014.oak/25151","pdf_url":null,"source":{"id":"https://openalex.org/S4306401965","display_name":"Open Access System for Information Sharing (Pohang University of Science and Technology)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I123900574","host_organization_name":"Pohang University of Science and Technology","host_organization_lineage":["https://openalex.org/I123900574"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"Article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":11,"referenced_works":["https://openalex.org/W1529494021","https://openalex.org/W1592417479","https://openalex.org/W1964029578","https://openalex.org/W2002187871","https://openalex.org/W2078887365","https://openalex.org/W2079825871","https://openalex.org/W2098318970","https://openalex.org/W2101597431","https://openalex.org/W2124390946","https://openalex.org/W2135441328","https://openalex.org/W2151755711"],"related_works":["https://openalex.org/W2181446147","https://openalex.org/W3200817179","https://openalex.org/W1576949837","https://openalex.org/W1960166976","https://openalex.org/W2380067098","https://openalex.org/W1992708211","https://openalex.org/W1548152478","https://openalex.org/W2137172615","https://openalex.org/W828573108","https://openalex.org/W4238016235"],"abstract_inverted_index":{"This":[0],"paper":[1],"presents":[2],"a":[3,59,63,71,78,97,111],"quantitative":[4],"analysis":[5,34],"and":[6,96,104,110],"design":[7],"methodology":[8],"of":[9,39,43,50,93,99,107,113],"resistor-based":[10],"phase":[11],"error":[12],"averaging":[13,27,44],"scheme":[14],"for":[15],"precise":[16],"multiphase":[17],"generation.":[18],"Unlike":[19],"the":[20,32,37,40,48,51,86],"previously":[21],"reported":[22],"works":[23],"stating":[24],"that":[25],"more":[26],"simply":[28],"achieves":[29],"better":[30],"linearity,":[31],"proposed":[33],"leads":[35],"to":[36],"existence":[38],"optimum":[41],"number":[42],"contributions":[45],"by":[46],"including":[47],"effect":[49],"signal":[52],"transition":[53],"time.":[54],"The":[55],"developed":[56],"model":[57],"shows":[58],"good":[60],"agreement":[61],"with":[62,70,85],"Monte-Carlo":[64],"circuit":[65],"simulation.":[66],"A":[67],"test":[68],"PLL":[69],"32-phase":[72],"two-dimensional":[73],"ring":[74],"VCO,":[75],"implemented":[76],"in":[77],"0.18\u00b5m":[79],"CMOS,":[80],"generates":[81],"monotonous":[82],"32":[83],"phases":[84],"best":[87],"linearity":[88],"performance,":[89],"showing":[90],"an":[91,105],"INL":[92,106],"+0.27/-1.0":[94],"LSB":[95,101,109,115],"DNL":[98,112],"+0.37/-0.27":[100],"at":[102,116],"1.2GHz,":[103],"+0.23/-1.57":[108],"+0.44/-0.44":[114],"1.6GHz.":[117]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}