{"id":"https://openalex.org/W2066297039","doi":"https://doi.org/10.1587/transele.e92.c.417","title":"Shared Write-Selection Transistor Cell and Leakage-Replication Read Scheme for Large Capacity MRAM Macros","display_name":"Shared Write-Selection Transistor Cell and Leakage-Replication Read Scheme for Large Capacity MRAM Macros","publication_year":2009,"publication_date":"2009-01-01","ids":{"openalex":"https://openalex.org/W2066297039","doi":"https://doi.org/10.1587/transele.e92.c.417","mag":"2066297039"},"language":"en","primary_location":{"id":"doi:10.1587/transele.e92.c.417","is_oa":false,"landing_page_url":"https://doi.org/10.1587/transele.e92.c.417","pdf_url":null,"source":{"id":"https://openalex.org/S2489501747","display_name":"IEICE Transactions on Electronics","issn_l":"0916-8524","issn":["0916-8524","1745-1353"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4320800604","host_organization_name":"Institute of Electronics, Information and Communication Engineers","host_organization_lineage":["https://openalex.org/P4320800604"],"host_organization_lineage_names":["Institute of Electronics, Information and Communication Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEICE Transactions on Electronics","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5075000622","display_name":"Ryusuke Nebashi","orcid":null},"institutions":[{"id":"https://openalex.org/I118347220","display_name":"NEC (Japan)","ror":"https://ror.org/04jndar25","country_code":"JP","type":"company","lineage":["https://openalex.org/I118347220"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Ryusuke NEBASHI","raw_affiliation_strings":["Device Platforms Laboratories, NEC Corporation"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Device Platforms Laboratories, NEC Corporation","institution_ids":["https://openalex.org/I118347220"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5046800775","display_name":"Noboru Sakimura","orcid":null},"institutions":[{"id":"https://openalex.org/I118347220","display_name":"NEC (Japan)","ror":"https://ror.org/04jndar25","country_code":"JP","type":"company","lineage":["https://openalex.org/I118347220"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Noboru SAKIMURA","raw_affiliation_strings":["Device Platforms Laboratories, NEC Corporation"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Device Platforms Laboratories, NEC Corporation","institution_ids":["https://openalex.org/I118347220"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5111921651","display_name":"Tadahiko Sugibayashi","orcid":null},"institutions":[{"id":"https://openalex.org/I118347220","display_name":"NEC (Japan)","ror":"https://ror.org/04jndar25","country_code":"JP","type":"company","lineage":["https://openalex.org/I118347220"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Tadahiko SUGIBAYASHI","raw_affiliation_strings":["Device Platforms Laboratories, NEC Corporation"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Device Platforms Laboratories, NEC Corporation","institution_ids":["https://openalex.org/I118347220"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5113667570","display_name":"N. Kasai","orcid":null},"institutions":[{"id":"https://openalex.org/I118347220","display_name":"NEC (Japan)","ror":"https://ror.org/04jndar25","country_code":"JP","type":"company","lineage":["https://openalex.org/I118347220"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Naoki KASAI","raw_affiliation_strings":["Device Platforms Laboratories, NEC Corporation"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Device Platforms Laboratories, NEC Corporation","institution_ids":["https://openalex.org/I118347220"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I118347220"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.10528677,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"E92-C","issue":"4","first_page":"417","last_page":"422"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12808","display_name":"Ferroelectric and Negative Capacitance Devices","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/macro","display_name":"Macro","score":0.766418993473053},{"id":"https://openalex.org/keywords/magnetoresistive-random-access-memory","display_name":"Magnetoresistive random-access memory","score":0.7322589755058289},{"id":"https://openalex.org/keywords/spice","display_name":"Spice","score":0.5929449200630188},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5926824808120728},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.575440526008606},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.5076762437820435},{"id":"https://openalex.org/keywords/leakage","display_name":"Leakage (economics)","score":0.4828687012195587},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.48023802042007446},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.42631179094314575},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4185221493244171},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.3262760639190674},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.320995032787323},{"id":"https://openalex.org/keywords/random-access-memory","display_name":"Random access memory","score":0.2564617693424225},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.24048620462417603},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2216949164867401},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.1059197187423706}],"concepts":[{"id":"https://openalex.org/C166955791","wikidata":"https://www.wikidata.org/wiki/Q629579","display_name":"Macro","level":2,"score":0.766418993473053},{"id":"https://openalex.org/C46891859","wikidata":"https://www.wikidata.org/wiki/Q1061546","display_name":"Magnetoresistive random-access memory","level":3,"score":0.7322589755058289},{"id":"https://openalex.org/C2780077345","wikidata":"https://www.wikidata.org/wiki/Q16891888","display_name":"Spice","level":2,"score":0.5929449200630188},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5926824808120728},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.575440526008606},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.5076762437820435},{"id":"https://openalex.org/C2777042071","wikidata":"https://www.wikidata.org/wiki/Q6509304","display_name":"Leakage (economics)","level":2,"score":0.4828687012195587},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.48023802042007446},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.42631179094314575},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4185221493244171},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3262760639190674},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.320995032787323},{"id":"https://openalex.org/C2994168587","wikidata":"https://www.wikidata.org/wiki/Q5295","display_name":"Random access memory","level":2,"score":0.2564617693424225},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.24048620462417603},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2216949164867401},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.1059197187423706},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0},{"id":"https://openalex.org/C139719470","wikidata":"https://www.wikidata.org/wiki/Q39680","display_name":"Macroeconomics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1587/transele.e92.c.417","is_oa":false,"landing_page_url":"https://doi.org/10.1587/transele.e92.c.417","pdf_url":null,"source":{"id":"https://openalex.org/S2489501747","display_name":"IEICE Transactions on Electronics","issn_l":"0916-8524","issn":["0916-8524","1745-1353"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4320800604","host_organization_name":"Institute of Electronics, Information and Communication Engineers","host_organization_lineage":["https://openalex.org/P4320800604"],"host_organization_lineage_names":["Institute of Electronics, Information and Communication Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEICE Transactions on Electronics","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.4300000071525574,"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":6,"referenced_works":["https://openalex.org/W1494871493","https://openalex.org/W1533092714","https://openalex.org/W2108708321","https://openalex.org/W2153467097","https://openalex.org/W2539958918","https://openalex.org/W2544913214"],"related_works":["https://openalex.org/W2204879205","https://openalex.org/W1943174035","https://openalex.org/W3146164987","https://openalex.org/W2096437374","https://openalex.org/W1928481607","https://openalex.org/W3135165657","https://openalex.org/W1485582195","https://openalex.org/W57337972","https://openalex.org/W1561306903","https://openalex.org/W2563702065"],"abstract_inverted_index":{"We":[0,43],"propose":[1],"an":[2],"MRAM":[3,23,60],"macro":[4,47,63,114,117],"architecture":[5,18,51],"for":[6],"SoCs":[7],"to":[8],"reduce":[9],"their":[10],"area":[11,37,78],"size.":[12],"The":[13,62,77,112],"shared":[14],"write-selection":[15],"transistor":[16],"(SWST)":[17],"is":[19,80,101,107],"based":[20],"on":[21,97],"2T1MTJ":[22,113],"cell":[24,36,64,69],"technology,":[25],"which":[26],"enables":[27],"the":[28,49],"same":[29],"fast":[30],"access":[31,105],"time":[32,106],"with":[33,52,109],"a":[34,45,53,58,88,93,98,122],"smaller":[35],"than":[38,84],"that":[39],"of":[40,67,75],"6T":[41],"SRAMs.":[42],"designed":[44],"4-Mb":[46],"using":[48],"SWST":[50],"0.15-\u00b5m":[54],"CMOS":[55],"process":[56],"and":[57,103,115],"0.24-\u00b5m":[59],"process.":[61],"array":[65,70],"consists":[66],"81T64MTJ":[68,116],"elements,":[71],"each":[72],"storing":[73],"64bits":[74],"data.":[76],"size":[79],"reduced":[81],"by":[82],"more":[83],"30%.":[85],"By":[86],"introducing":[87],"leakage-replication":[89],"(LR)":[90],"read":[91,95],"scheme,":[92],"wide":[94],"margin":[96],"test":[99],"chip":[100],"accomplished":[102],"50-ns":[104],"achieved":[108],"SPICE":[110],"simulation.":[111],"can":[118],"be":[119],"integrated":[120],"into":[121],"single":[123],"SoC.":[124]},"counts_by_year":[],"updated_date":"2026-08-01T09:00:35.917206","created_date":"2025-10-10T00:00:00"}