{"id":"https://openalex.org/W4388934113","doi":"https://doi.org/10.1587/transele.2023lhp0001","title":"A 0.13mJ/Prediction CIFAR-100 Fully Synthesizable Raster-Scan-Based Wired-Logic Processor in 16-nm FPGA","display_name":"A 0.13mJ/Prediction CIFAR-100 Fully Synthesizable Raster-Scan-Based Wired-Logic Processor in 16-nm FPGA","publication_year":2023,"publication_date":"2023-11-23","ids":{"openalex":"https://openalex.org/W4388934113","doi":"https://doi.org/10.1587/transele.2023lhp0001"},"language":"en","primary_location":{"id":"doi:10.1587/transele.2023lhp0001","is_oa":true,"landing_page_url":"http://dx.doi.org/10.1587/transele.2023lhp0001","pdf_url":"https://www.jstage.jst.go.jp/article/transele/E107.C/6/E107.C_2023LHP0001/_pdf","source":{"id":"https://openalex.org/S2489501747","display_name":"IEICE Transactions on Electronics","issn_l":"0916-8524","issn":["0916-8524","1745-1353"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4320800604","host_organization_name":"Institute of Electronics, Information and Communication Engineers","host_organization_lineage":["https://openalex.org/P4320800604"],"host_organization_lineage_names":["Institute of Electronics, Information and Communication Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEICE Transactions on Electronics","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"bronze","oa_url":"https://www.jstage.jst.go.jp/article/transele/E107.C/6/E107.C_2023LHP0001/_pdf","any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5073808784","display_name":"Dongzhu Li","orcid":null},"institutions":[{"id":"https://openalex.org/I74801974","display_name":"The University of Tokyo","ror":"https://ror.org/057zh3y96","country_code":"JP","type":"education","lineage":["https://openalex.org/I74801974"]}],"countries":["JP"],"is_corresponding":true,"raw_author_name":"Dongzhu LI","raw_affiliation_strings":["Graduate School of Engineering, The University of Tokyo"],"affiliations":[{"raw_affiliation_string":"Graduate School of Engineering, The University of Tokyo","institution_ids":["https://openalex.org/I74801974"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5093323366","display_name":"Zhijie Zhan","orcid":null},"institutions":[{"id":"https://openalex.org/I74801974","display_name":"The University of Tokyo","ror":"https://ror.org/057zh3y96","country_code":"JP","type":"education","lineage":["https://openalex.org/I74801974"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Zhijie ZHAN","raw_affiliation_strings":["Graduate School of Engineering, The University of Tokyo"],"affiliations":[{"raw_affiliation_string":"Graduate School of Engineering, The University of Tokyo","institution_ids":["https://openalex.org/I74801974"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5031310019","display_name":"Rei Sumikawa","orcid":"https://orcid.org/0000-0001-8589-5410"},"institutions":[{"id":"https://openalex.org/I74801974","display_name":"The University of Tokyo","ror":"https://ror.org/057zh3y96","country_code":"JP","type":"education","lineage":["https://openalex.org/I74801974"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Rei SUMIKAWA","raw_affiliation_strings":["Graduate School of Engineering, The University of Tokyo"],"affiliations":[{"raw_affiliation_string":"Graduate School of Engineering, The University of Tokyo","institution_ids":["https://openalex.org/I74801974"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5068257959","display_name":"Mototsugu Hamada","orcid":"https://orcid.org/0000-0002-0461-4208"},"institutions":[{"id":"https://openalex.org/I74801974","display_name":"The University of Tokyo","ror":"https://ror.org/057zh3y96","country_code":"JP","type":"education","lineage":["https://openalex.org/I74801974"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Mototsugu HAMADA","raw_affiliation_strings":["Graduate School of Engineering, The University of Tokyo"],"affiliations":[{"raw_affiliation_string":"Graduate School of Engineering, The University of Tokyo","institution_ids":["https://openalex.org/I74801974"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5054228824","display_name":"Atsutake Kosuge","orcid":"https://orcid.org/0000-0002-3394-2227"},"institutions":[{"id":"https://openalex.org/I74801974","display_name":"The University of Tokyo","ror":"https://ror.org/057zh3y96","country_code":"JP","type":"education","lineage":["https://openalex.org/I74801974"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Atsutake KOSUGE","raw_affiliation_strings":["Graduate School of Engineering, The University of Tokyo"],"affiliations":[{"raw_affiliation_string":"Graduate School of Engineering, The University of Tokyo","institution_ids":["https://openalex.org/I74801974"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5073154009","display_name":"Tadahiro Kuroda","orcid":"https://orcid.org/0000-0003-0617-1057"},"institutions":[{"id":"https://openalex.org/I74801974","display_name":"The University of Tokyo","ror":"https://ror.org/057zh3y96","country_code":"JP","type":"education","lineage":["https://openalex.org/I74801974"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Tadahiro KURODA","raw_affiliation_strings":["Graduate School of Engineering, The University of Tokyo"],"affiliations":[{"raw_affiliation_string":"Graduate School of Engineering, The University of Tokyo","institution_ids":["https://openalex.org/I74801974"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":6,"corresponding_author_ids":["https://openalex.org/A5073808784"],"corresponding_institution_ids":["https://openalex.org/I74801974"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":true,"cited_by_count":0,"citation_normalized_percentile":{"value":0.14302037,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"E107.C","issue":"6","first_page":"155","last_page":"162"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11992","display_name":"CCD and CMOS Imaging Sensors","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10036","display_name":"Advanced Neural Network Applications","score":0.9990000128746033,"subfield":{"id":"https://openalex.org/subfields/1707","display_name":"Computer Vision and Pattern Recognition"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7509216070175171},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.6777775287628174},{"id":"https://openalex.org/keywords/verilog","display_name":"Verilog","score":0.6151260137557983},{"id":"https://openalex.org/keywords/register-transfer-level","display_name":"Register-transfer level","score":0.4485883414745331},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.4445047378540039},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4414719343185425},{"id":"https://openalex.org/keywords/convolutional-neural-network","display_name":"Convolutional neural network","score":0.4246375262737274},{"id":"https://openalex.org/keywords/artificial-neural-network","display_name":"Artificial neural network","score":0.4199036955833435},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.3800598978996277},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.34629708528518677},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.32657676935195923},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.15392038226127625},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.10281842947006226}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7509216070175171},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.6777775287628174},{"id":"https://openalex.org/C2779030575","wikidata":"https://www.wikidata.org/wiki/Q827773","display_name":"Verilog","level":3,"score":0.6151260137557983},{"id":"https://openalex.org/C34854456","wikidata":"https://www.wikidata.org/wiki/Q1484552","display_name":"Register-transfer level","level":4,"score":0.4485883414745331},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.4445047378540039},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4414719343185425},{"id":"https://openalex.org/C81363708","wikidata":"https://www.wikidata.org/wiki/Q17084460","display_name":"Convolutional neural network","level":2,"score":0.4246375262737274},{"id":"https://openalex.org/C50644808","wikidata":"https://www.wikidata.org/wiki/Q192776","display_name":"Artificial neural network","level":2,"score":0.4199036955833435},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3800598978996277},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.34629708528518677},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.32657676935195923},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.15392038226127625},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.10281842947006226}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1587/transele.2023lhp0001","is_oa":true,"landing_page_url":"http://dx.doi.org/10.1587/transele.2023lhp0001","pdf_url":"https://www.jstage.jst.go.jp/article/transele/E107.C/6/E107.C_2023LHP0001/_pdf","source":{"id":"https://openalex.org/S2489501747","display_name":"IEICE Transactions on Electronics","issn_l":"0916-8524","issn":["0916-8524","1745-1353"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4320800604","host_organization_name":"Institute of Electronics, Information and Communication Engineers","host_organization_lineage":["https://openalex.org/P4320800604"],"host_organization_lineage_names":["Institute of Electronics, Information and Communication Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEICE Transactions on Electronics","raw_type":"journal-article"}],"best_oa_location":{"id":"doi:10.1587/transele.2023lhp0001","is_oa":true,"landing_page_url":"http://dx.doi.org/10.1587/transele.2023lhp0001","pdf_url":"https://www.jstage.jst.go.jp/article/transele/E107.C/6/E107.C_2023LHP0001/_pdf","source":{"id":"https://openalex.org/S2489501747","display_name":"IEICE Transactions on Electronics","issn_l":"0916-8524","issn":["0916-8524","1745-1353"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4320800604","host_organization_name":"Institute of Electronics, Information and Communication Engineers","host_organization_lineage":["https://openalex.org/P4320800604"],"host_organization_lineage_names":["Institute of Electronics, Information and Communication Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEICE Transactions on Electronics","raw_type":"journal-article"},"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy","score":0.75}],"awards":[],"funders":[{"id":"https://openalex.org/F4320338111","display_name":"Precursory Research for Embryonic Science and Technology","ror":null}],"has_content":{"grobid_xml":false,"pdf":true},"content_urls":{"pdf":"https://content.openalex.org/works/W4388934113.pdf"},"referenced_works_count":30,"referenced_works":["https://openalex.org/W1999085092","https://openalex.org/W2069552454","https://openalex.org/W2289252105","https://openalex.org/W2314470091","https://openalex.org/W2585560244","https://openalex.org/W2607233921","https://openalex.org/W2627042741","https://openalex.org/W2777372517","https://openalex.org/W2883927138","https://openalex.org/W2894696827","https://openalex.org/W2974485808","https://openalex.org/W2982632705","https://openalex.org/W3006378766","https://openalex.org/W3015208590","https://openalex.org/W3099347856","https://openalex.org/W3164962964","https://openalex.org/W3199024492","https://openalex.org/W3201448882","https://openalex.org/W3205015346","https://openalex.org/W3206226376","https://openalex.org/W3211485653","https://openalex.org/W4206713916","https://openalex.org/W4220686330","https://openalex.org/W4220764408","https://openalex.org/W4297097387","https://openalex.org/W4313310763","https://openalex.org/W4318685696","https://openalex.org/W4384947529","https://openalex.org/W4385192610","https://openalex.org/W4390763067"],"related_works":["https://openalex.org/W2387264083","https://openalex.org/W2604877941","https://openalex.org/W2390885485","https://openalex.org/W2366672283","https://openalex.org/W1761969858","https://openalex.org/W4312121077","https://openalex.org/W3034950662","https://openalex.org/W2389932690","https://openalex.org/W2916312349","https://openalex.org/W1748531671"],"abstract_inverted_index":{"A":[0,39],"0.13mJ/prediction":[1],"with":[2,23,155,167,188],"68.6%":[3],"accuracy":[4,173],"wired-logic":[5,44,94,104,129],"deep":[6],"neural":[7,57,64,79,85],"network":[8,65,80,86],"(DNN)":[9],"processor":[10,105,130],"is":[11,32,46,106,165,185],"developed":[12,92],"in":[13,172],"a":[14,61,68,77,83,90,97,127,169],"single":[15,69],"16-nm":[16],"field-programmable":[17],"gate":[18],"array":[19],"(FPGA)":[20],"chip.":[21],"Compared":[22,154],"conventional":[24,43],"von-Neumann":[25],"architecture":[26],"DNN":[27],"processors,":[28],"the":[29,47,113,145,156,175,189],"energy":[30,163,183],"efficiency":[31,164,184],"greatly":[33],"improved":[34],"by":[35],"eliminating":[36],"DRAM/BRAM":[37],"access.":[38],"technical":[40],"challenge":[41],"for":[42,54,103,126,136,150],"processors":[45],"large":[48],"amount":[49],"of":[50,116],"hardware":[51],"resources":[52],"required":[53,149],"implementing":[55],"large-scale":[56,62],"networks.":[58],"To":[59],"implement":[60],"convolutional":[63],"(CNN)":[66],"into":[67],"FPGA":[70],"chip,":[71],"two":[72,117],"technologies":[73],"are":[74],"introduced:":[75],"(1)":[76,120],"sparse":[78],"known":[81],"as":[82],"non-linear":[84],"(NNN),":[87],"and":[88,131,147,152],"(2)":[89,132],"newly":[91],"raster-scan":[93],"architecture.":[95],"Furthermore,":[96],"novel":[98],"high-level":[99],"synthesis":[100],"(HLS)":[101],"technique":[102,111],"proposed.":[107],"The":[108,140],"proposed":[109],"HLS":[110],"enables":[112],"automatic":[114],"generation":[115],"key":[118],"components:":[119],"Verilog-hardware":[121],"description":[122],"language":[123],"(HDL)":[124],"code":[125,135],"raster-scan-based":[128],"test":[133],"bench":[134],"conducting":[137],"equivalence":[138],"checking.":[139],"automated":[141],"process":[142],"significantly":[143],"mitigates":[144],"time":[146],"effort":[148],"implementation":[151],"debugging.":[153],"state-of-the-art":[157,190],"FPGA-based":[158],"processor,":[159],"238":[160],"times":[161,181],"better":[162,182],"achieved":[166,186],"only":[168],"slight":[170],"decrease":[171],"on":[174],"CIFAR-100":[176],"task.":[177],"In":[178],"addition,":[179],"7":[180],"compared":[187],"network-optimized":[191],"application-specific":[192],"integrated":[193],"circuit":[194],"(ASIC).":[195]},"counts_by_year":[],"updated_date":"2026-04-21T08:09:41.155169","created_date":"2025-10-10T00:00:00"}