{"id":"https://openalex.org/W4394803088","doi":"https://doi.org/10.1587/transele.2023cts0001","title":"3D Parallel ReRAM Computation-in-Memory for Hyperdimensional Computing","display_name":"3D Parallel ReRAM Computation-in-Memory for Hyperdimensional Computing","publication_year":2024,"publication_date":"2024-04-15","ids":{"openalex":"https://openalex.org/W4394803088","doi":"https://doi.org/10.1587/transele.2023cts0001"},"language":"en","primary_location":{"id":"doi:10.1587/transele.2023cts0001","is_oa":true,"landing_page_url":"https://doi.org/10.1587/transele.2023cts0001","pdf_url":"https://www.jstage.jst.go.jp/article/transele/E107.C/10/E107.C_2023CTS0001/_pdf","source":{"id":"https://openalex.org/S2489501747","display_name":"IEICE Transactions on Electronics","issn_l":"0916-8524","issn":["0916-8524","1745-1353"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4320800604","host_organization_name":"Institute of Electronics, Information and Communication Engineers","host_organization_lineage":["https://openalex.org/P4320800604"],"host_organization_lineage_names":["Institute of Electronics, Information and Communication Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEICE Transactions on Electronics","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"bronze","oa_url":"https://www.jstage.jst.go.jp/article/transele/E107.C/10/E107.C_2023CTS0001/_pdf","any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5095690855","display_name":"Fuyuki Kihara","orcid":null},"institutions":[{"id":"https://openalex.org/I14396692","display_name":"Tokyo University of Information Sciences","ror":"https://ror.org/044bdx604","country_code":"JP","type":"education","lineage":["https://openalex.org/I14396692"]},{"id":"https://openalex.org/I74801974","display_name":"The University of Tokyo","ror":"https://ror.org/057zh3y96","country_code":"JP","type":"education","lineage":["https://openalex.org/I74801974"]}],"countries":["JP"],"is_corresponding":true,"raw_author_name":"Fuyuki KIHARA","raw_affiliation_strings":["Department of Electrical Engineering and Information Systems, Graduate School of Engineering, The University of Tokyo"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering and Information Systems, Graduate School of Engineering, The University of Tokyo","institution_ids":["https://openalex.org/I14396692","https://openalex.org/I74801974"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5085429599","display_name":"Chihiro Matsui","orcid":"https://orcid.org/0000-0003-4594-6839"},"institutions":[{"id":"https://openalex.org/I14396692","display_name":"Tokyo University of Information Sciences","ror":"https://ror.org/044bdx604","country_code":"JP","type":"education","lineage":["https://openalex.org/I14396692"]},{"id":"https://openalex.org/I74801974","display_name":"The University of Tokyo","ror":"https://ror.org/057zh3y96","country_code":"JP","type":"education","lineage":["https://openalex.org/I74801974"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Chihiro MATSUI","raw_affiliation_strings":["Department of Electrical Engineering and Information Systems, Graduate School of Engineering, The University of Tokyo"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering and Information Systems, Graduate School of Engineering, The University of Tokyo","institution_ids":["https://openalex.org/I14396692","https://openalex.org/I74801974"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5032914719","display_name":"Ken Takeuchi","orcid":"https://orcid.org/0000-0002-9345-6503"},"institutions":[{"id":"https://openalex.org/I14396692","display_name":"Tokyo University of Information Sciences","ror":"https://ror.org/044bdx604","country_code":"JP","type":"education","lineage":["https://openalex.org/I14396692"]},{"id":"https://openalex.org/I74801974","display_name":"The University of Tokyo","ror":"https://ror.org/057zh3y96","country_code":"JP","type":"education","lineage":["https://openalex.org/I74801974"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Ken TAKEUCHI","raw_affiliation_strings":["Department of Electrical Engineering and Information Systems, Graduate School of Engineering, The University of Tokyo"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering and Information Systems, Graduate School of Engineering, The University of Tokyo","institution_ids":["https://openalex.org/I14396692","https://openalex.org/I74801974"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5095690855"],"corresponding_institution_ids":["https://openalex.org/I14396692","https://openalex.org/I74801974"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":true,"cited_by_count":0,"citation_normalized_percentile":{"value":0.03367279,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"E107.C","issue":"10","first_page":"436","last_page":"439"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T12808","display_name":"Ferroelectric and Negative Capacitance Devices","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T12808","display_name":"Ferroelectric and Negative Capacitance Devices","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12611","display_name":"Neural Networks and Reservoir Computing","score":0.9599999785423279,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9182999730110168,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/resistive-random-access-memory","display_name":"Resistive random-access memory","score":0.8682000637054443},{"id":"https://openalex.org/keywords/xnor-gate","display_name":"XNOR gate","score":0.6989083290100098},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6662022471427917},{"id":"https://openalex.org/keywords/computation","display_name":"Computation","score":0.6341745853424072},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.5441802740097046},{"id":"https://openalex.org/keywords/inference","display_name":"Inference","score":0.5062045454978943},{"id":"https://openalex.org/keywords/computational-science","display_name":"Computational science","score":0.38361403346061707},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3784685432910919},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.26569807529449463},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.17907965183258057},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.148837149143219},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.13350576162338257},{"id":"https://openalex.org/keywords/nand-gate","display_name":"NAND gate","score":0.12762749195098877},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.12092036008834839}],"concepts":[{"id":"https://openalex.org/C182019814","wikidata":"https://www.wikidata.org/wiki/Q1143830","display_name":"Resistive random-access memory","level":3,"score":0.8682000637054443},{"id":"https://openalex.org/C57684291","wikidata":"https://www.wikidata.org/wiki/Q1336142","display_name":"XNOR gate","level":4,"score":0.6989083290100098},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6662022471427917},{"id":"https://openalex.org/C45374587","wikidata":"https://www.wikidata.org/wiki/Q12525525","display_name":"Computation","level":2,"score":0.6341745853424072},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.5441802740097046},{"id":"https://openalex.org/C2776214188","wikidata":"https://www.wikidata.org/wiki/Q408386","display_name":"Inference","level":2,"score":0.5062045454978943},{"id":"https://openalex.org/C459310","wikidata":"https://www.wikidata.org/wiki/Q117801","display_name":"Computational science","level":1,"score":0.38361403346061707},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3784685432910919},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.26569807529449463},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.17907965183258057},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.148837149143219},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.13350576162338257},{"id":"https://openalex.org/C124296912","wikidata":"https://www.wikidata.org/wiki/Q575178","display_name":"NAND gate","level":3,"score":0.12762749195098877},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.12092036008834839},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1587/transele.2023cts0001","is_oa":true,"landing_page_url":"https://doi.org/10.1587/transele.2023cts0001","pdf_url":"https://www.jstage.jst.go.jp/article/transele/E107.C/10/E107.C_2023CTS0001/_pdf","source":{"id":"https://openalex.org/S2489501747","display_name":"IEICE Transactions on Electronics","issn_l":"0916-8524","issn":["0916-8524","1745-1353"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4320800604","host_organization_name":"Institute of Electronics, Information and Communication Engineers","host_organization_lineage":["https://openalex.org/P4320800604"],"host_organization_lineage_names":["Institute of Electronics, Information and Communication Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEICE Transactions on Electronics","raw_type":"journal-article"}],"best_oa_location":{"id":"doi:10.1587/transele.2023cts0001","is_oa":true,"landing_page_url":"https://doi.org/10.1587/transele.2023cts0001","pdf_url":"https://www.jstage.jst.go.jp/article/transele/E107.C/10/E107.C_2023CTS0001/_pdf","source":{"id":"https://openalex.org/S2489501747","display_name":"IEICE Transactions on Electronics","issn_l":"0916-8524","issn":["0916-8524","1745-1353"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4320800604","host_organization_name":"Institute of Electronics, Information and Communication Engineers","host_organization_lineage":["https://openalex.org/P4320800604"],"host_organization_lineage_names":["Institute of Electronics, Information and Communication Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEICE Transactions on Electronics","raw_type":"journal-article"},"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":true,"pdf":true},"content_urls":{"pdf":"https://content.openalex.org/works/W4394803088.pdf","grobid_xml":"https://content.openalex.org/works/W4394803088.grobid-xml"},"referenced_works_count":17,"referenced_works":["https://openalex.org/W2070862086","https://openalex.org/W2085385696","https://openalex.org/W2131862714","https://openalex.org/W2583857261","https://openalex.org/W2789169671","https://openalex.org/W2802367674","https://openalex.org/W3001684375","https://openalex.org/W3032819016","https://openalex.org/W3130639951","https://openalex.org/W3177113388","https://openalex.org/W3189995700","https://openalex.org/W3214202924","https://openalex.org/W4281552926","https://openalex.org/W4281569659","https://openalex.org/W4319311162","https://openalex.org/W4376606632","https://openalex.org/W4378806032"],"related_works":["https://openalex.org/W2108719777","https://openalex.org/W2910771446","https://openalex.org/W2966758645","https://openalex.org/W2559054477","https://openalex.org/W2122693377","https://openalex.org/W2532170798","https://openalex.org/W4320854861","https://openalex.org/W3048955117","https://openalex.org/W2166656370","https://openalex.org/W4283787567"],"abstract_inverted_index":{"In":[0],"this":[1],"work,":[2],"we":[3],"propose":[4],"a":[5,39],"1T1R":[6],"ReRAM":[7],"CiM":[8,45],"architecture":[9],"for":[10],"Hyperdimensional":[11],"Computing":[12],"(HDC).":[13],"The":[14,42],"number":[15],"of":[16,44,65],"Source":[17],"Lines":[18,21],"and":[19],"Bit":[20],"is":[22,34,51],"reduced":[23],"by":[24],"introducing":[25],"memory":[26],"cells":[27],"that":[28,56],"are":[29],"connected":[30],"in":[31],"series,":[32],"which":[33],"especially":[35],"advantageous":[36],"when":[37],"using":[38],"3D":[40],"implementation.":[41],"results":[43],"operations":[46],"contain":[47],"errors,":[48],"but":[49],"HDC":[50],"robust":[52],"against":[53],"them,":[54],"so":[55],"even":[57],"if":[58],"the":[59,67],"XNOR":[60],"operation":[61],"has":[62],"an":[63],"error":[64],"25%,":[66],"inference":[68],"accuracy":[69],"remains":[70],"above":[71],"90%.":[72]},"counts_by_year":[],"updated_date":"2026-03-14T06:41:57.775601","created_date":"2025-10-10T00:00:00"}