{"id":"https://openalex.org/W4226028139","doi":"https://doi.org/10.1587/transele.2021ctp0001","title":"4-Cycle-Start-Up Reference-Clock-Less Digital CDR Utilizing TDC-Based Initial Frequency Error Detection with Frequency Tracking Loop","display_name":"4-Cycle-Start-Up Reference-Clock-Less Digital CDR Utilizing TDC-Based Initial Frequency Error Detection with Frequency Tracking Loop","publication_year":2022,"publication_date":"2022-04-10","ids":{"openalex":"https://openalex.org/W4226028139","doi":"https://doi.org/10.1587/transele.2021ctp0001"},"language":"en","primary_location":{"id":"doi:10.1587/transele.2021ctp0001","is_oa":true,"landing_page_url":"https://doi.org/10.1587/transele.2021ctp0001","pdf_url":"https://www.jstage.jst.go.jp/article/transele/E105.C/10/E105.C_2021CTP0001/_pdf","source":{"id":"https://openalex.org/S2489501747","display_name":"IEICE Transactions on Electronics","issn_l":"0916-8524","issn":["0916-8524","1745-1353"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4320800604","host_organization_name":"Institute of Electronics, Information and Communication Engineers","host_organization_lineage":["https://openalex.org/P4320800604"],"host_organization_lineage_names":["Institute of Electronics, Information and Communication Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEICE Transactions on Electronics","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"bronze","oa_url":"https://www.jstage.jst.go.jp/article/transele/E105.C/10/E105.C_2021CTP0001/_pdf","any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5007028121","display_name":"Tetsuya Iizuka","orcid":"https://orcid.org/0000-0002-1512-4714"},"institutions":[{"id":"https://openalex.org/I74801974","display_name":"The University of Tokyo","ror":"https://ror.org/057zh3y96","country_code":"JP","type":"education","lineage":["https://openalex.org/I74801974"]},{"id":"https://openalex.org/I14396692","display_name":"Tokyo University of Information Sciences","ror":"https://ror.org/044bdx604","country_code":"JP","type":"education","lineage":["https://openalex.org/I14396692"]}],"countries":["JP"],"is_corresponding":true,"raw_author_name":"Tetsuya IIZUKA","raw_affiliation_strings":["Department of Electrical Engineering and Information Systems, The University of Tokyo","Systems Design Lab., School of Engineering, The University of Tokyo"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering and Information Systems, The University of Tokyo","institution_ids":["https://openalex.org/I14396692","https://openalex.org/I74801974"]},{"raw_affiliation_string":"Systems Design Lab., School of Engineering, The University of Tokyo","institution_ids":["https://openalex.org/I74801974"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5091323431","display_name":"Meikan CHIN","orcid":null},"institutions":[{"id":"https://openalex.org/I14396692","display_name":"Tokyo University of Information Sciences","ror":"https://ror.org/044bdx604","country_code":"JP","type":"education","lineage":["https://openalex.org/I14396692"]},{"id":"https://openalex.org/I74801974","display_name":"The University of Tokyo","ror":"https://ror.org/057zh3y96","country_code":"JP","type":"education","lineage":["https://openalex.org/I74801974"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Meikan CHIN","raw_affiliation_strings":["Department of Electrical Engineering and Information Systems, The University of Tokyo"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering and Information Systems, The University of Tokyo","institution_ids":["https://openalex.org/I14396692","https://openalex.org/I74801974"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5071803491","display_name":"Toru Nakura","orcid":"https://orcid.org/0000-0001-5945-3918"},"institutions":[{"id":"https://openalex.org/I31784960","display_name":"Fukuoka University","ror":"https://ror.org/04nt8b154","country_code":"JP","type":"education","lineage":["https://openalex.org/I31784960"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Toru NAKURA","raw_affiliation_strings":["Graduate School of Engineering, Fukuoka University"],"affiliations":[{"raw_affiliation_string":"Graduate School of Engineering, Fukuoka University","institution_ids":["https://openalex.org/I31784960"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5028680447","display_name":"Kunihiro Asada","orcid":"https://orcid.org/0000-0002-1150-0241"},"institutions":[{"id":"https://openalex.org/I74801974","display_name":"The University of Tokyo","ror":"https://ror.org/057zh3y96","country_code":"JP","type":"education","lineage":["https://openalex.org/I74801974"]},{"id":"https://openalex.org/I14396692","display_name":"Tokyo University of Information Sciences","ror":"https://ror.org/044bdx604","country_code":"JP","type":"education","lineage":["https://openalex.org/I14396692"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Kunihiro ASADA","raw_affiliation_strings":["Department of Electrical Engineering and Information Systems, The University of Tokyo"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering and Information Systems, The University of Tokyo","institution_ids":["https://openalex.org/I14396692","https://openalex.org/I74801974"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5007028121"],"corresponding_institution_ids":["https://openalex.org/I14396692","https://openalex.org/I74801974"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":true,"cited_by_count":0,"citation_normalized_percentile":{"value":0.02549074,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"E105.C","issue":"10","first_page":"544","last_page":"551"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9939000010490417,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/time-to-digital-converter","display_name":"Time-to-digital converter","score":0.6967384815216064},{"id":"https://openalex.org/keywords/clock-generator","display_name":"Clock generator","score":0.6323158740997314},{"id":"https://openalex.org/keywords/phase-locked-loop","display_name":"Phase-locked loop","score":0.5870745778083801},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5446450710296631},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.4947216212749481},{"id":"https://openalex.org/keywords/phase-detector","display_name":"Phase detector","score":0.48250293731689453},{"id":"https://openalex.org/keywords/detector","display_name":"Detector","score":0.4659384787082672},{"id":"https://openalex.org/keywords/jitter","display_name":"Jitter","score":0.4444531500339508},{"id":"https://openalex.org/keywords/delay-locked-loop","display_name":"Delay-locked loop","score":0.4388629198074341},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.4249441921710968},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3472474217414856},{"id":"https://openalex.org/keywords/real-time-computing","display_name":"Real-time computing","score":0.32982921600341797},{"id":"https://openalex.org/keywords/clock-signal","display_name":"Clock signal","score":0.29602885246276855},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.257110059261322},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.25149744749069214},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.20016101002693176}],"concepts":[{"id":"https://openalex.org/C99594498","wikidata":"https://www.wikidata.org/wiki/Q2434524","display_name":"Time-to-digital converter","level":4,"score":0.6967384815216064},{"id":"https://openalex.org/C2778023540","wikidata":"https://www.wikidata.org/wiki/Q2164847","display_name":"Clock generator","level":4,"score":0.6323158740997314},{"id":"https://openalex.org/C12707504","wikidata":"https://www.wikidata.org/wiki/Q52637","display_name":"Phase-locked loop","level":3,"score":0.5870745778083801},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5446450710296631},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4947216212749481},{"id":"https://openalex.org/C110086884","wikidata":"https://www.wikidata.org/wiki/Q2085341","display_name":"Phase detector","level":3,"score":0.48250293731689453},{"id":"https://openalex.org/C94915269","wikidata":"https://www.wikidata.org/wiki/Q1834857","display_name":"Detector","level":2,"score":0.4659384787082672},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.4444531500339508},{"id":"https://openalex.org/C190462668","wikidata":"https://www.wikidata.org/wiki/Q492265","display_name":"Delay-locked loop","level":4,"score":0.4388629198074341},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.4249441921710968},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3472474217414856},{"id":"https://openalex.org/C79403827","wikidata":"https://www.wikidata.org/wiki/Q3988","display_name":"Real-time computing","level":1,"score":0.32982921600341797},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.29602885246276855},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.257110059261322},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.25149744749069214},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.20016101002693176},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1587/transele.2021ctp0001","is_oa":true,"landing_page_url":"https://doi.org/10.1587/transele.2021ctp0001","pdf_url":"https://www.jstage.jst.go.jp/article/transele/E105.C/10/E105.C_2021CTP0001/_pdf","source":{"id":"https://openalex.org/S2489501747","display_name":"IEICE Transactions on Electronics","issn_l":"0916-8524","issn":["0916-8524","1745-1353"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4320800604","host_organization_name":"Institute of Electronics, Information and Communication Engineers","host_organization_lineage":["https://openalex.org/P4320800604"],"host_organization_lineage_names":["Institute of Electronics, Information and Communication Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEICE Transactions on Electronics","raw_type":"journal-article"}],"best_oa_location":{"id":"doi:10.1587/transele.2021ctp0001","is_oa":true,"landing_page_url":"https://doi.org/10.1587/transele.2021ctp0001","pdf_url":"https://www.jstage.jst.go.jp/article/transele/E105.C/10/E105.C_2021CTP0001/_pdf","source":{"id":"https://openalex.org/S2489501747","display_name":"IEICE Transactions on Electronics","issn_l":"0916-8524","issn":["0916-8524","1745-1353"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4320800604","host_organization_name":"Institute of Electronics, Information and Communication Engineers","host_organization_lineage":["https://openalex.org/P4320800604"],"host_organization_lineage_names":["Institute of Electronics, Information and Communication Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEICE Transactions on Electronics","raw_type":"journal-article"},"sustainable_development_goals":[{"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7","score":0.5799999833106995}],"awards":[{"id":"https://openalex.org/G1069223013","display_name":null,"funder_award_id":"JSPS KAKENHI","funder_id":"https://openalex.org/F4320334764","funder_display_name":"Japan Society for the Promotion of Science"},{"id":"https://openalex.org/G1216449390","display_name":null,"funder_award_id":"21H03406","funder_id":"https://openalex.org/F4320334764","funder_display_name":"Japan Society for the Promotion of Science"},{"id":"https://openalex.org/G3459562248","display_name":null,"funder_award_id":"Grant","funder_id":"https://openalex.org/F4320334764","funder_display_name":"Japan Society for the Promotion of Science"},{"id":"https://openalex.org/G4227499671","display_name":null,"funder_award_id":"KAKENHI Grant","funder_id":"https://openalex.org/F4320334764","funder_display_name":"Japan Society for the Promotion of Science"},{"id":"https://openalex.org/G4636223006","display_name":null,"funder_award_id":"JSPS KAK","funder_id":"https://openalex.org/F4320334764","funder_display_name":"Japan Society for the Promotion of Science"},{"id":"https://openalex.org/G5786340949","display_name":null,"funder_award_id":"KAKENHI Grant Number","funder_id":"https://openalex.org/F4320334764","funder_display_name":"Japan Society for the Promotion of Science"},{"id":"https://openalex.org/G8430481527","display_name":null,"funder_award_id":"Number","funder_id":"https://openalex.org/F4320334764","funder_display_name":"Japan Society for the Promotion of Science"}],"funders":[{"id":"https://openalex.org/F4320309074","display_name":"Cadence Design Systems","ror":"https://ror.org/04w8xa018"},{"id":"https://openalex.org/F4320309545","display_name":"Synopsys","ror":"https://ror.org/013by2m91"},{"id":"https://openalex.org/F4320322832","display_name":"University of Tokyo","ror":"https://ror.org/057zh3y96"},{"id":"https://openalex.org/F4320334764","display_name":"Japan Society for the Promotion of Science","ror":"https://ror.org/00hhkn466"}],"has_content":{"grobid_xml":true,"pdf":true},"content_urls":{"pdf":"https://content.openalex.org/works/W4226028139.pdf","grobid_xml":"https://content.openalex.org/works/W4226028139.grobid-xml"},"referenced_works_count":32,"referenced_works":["https://openalex.org/W654799228","https://openalex.org/W1561742565","https://openalex.org/W1620991513","https://openalex.org/W1992579604","https://openalex.org/W1994244360","https://openalex.org/W2003473732","https://openalex.org/W2011158600","https://openalex.org/W2011198976","https://openalex.org/W2019012123","https://openalex.org/W2073043895","https://openalex.org/W2088835754","https://openalex.org/W2115330819","https://openalex.org/W2116178706","https://openalex.org/W2120320262","https://openalex.org/W2123905716","https://openalex.org/W2126057508","https://openalex.org/W2126494664","https://openalex.org/W2131325068","https://openalex.org/W2132876868","https://openalex.org/W2133379964","https://openalex.org/W2134104208","https://openalex.org/W2153844488","https://openalex.org/W2156076794","https://openalex.org/W2163630970","https://openalex.org/W2166984288","https://openalex.org/W2167311745","https://openalex.org/W2280601454","https://openalex.org/W2532980595","https://openalex.org/W2790070598","https://openalex.org/W2891660019","https://openalex.org/W2906750967","https://openalex.org/W3015409780"],"related_works":["https://openalex.org/W3081098926","https://openalex.org/W3120783566","https://openalex.org/W2098353248","https://openalex.org/W1552660254","https://openalex.org/W1911279178","https://openalex.org/W2059166966","https://openalex.org/W4206328274","https://openalex.org/W2032674497","https://openalex.org/W2120114293","https://openalex.org/W2132523705"],"abstract_inverted_index":{"This":[0],"paper":[1],"proposes":[2],"a":[3,10,15,19,43,67,95,152,160,183],"reference-clock-less":[4],"quick-start-up":[5],"CDR":[6,139],"that":[7,91],"resumes":[8],"from":[9,182],"stand-by":[11,180],"state":[12,172,181],"only":[13],"with":[14,22,84],"4-bit":[16],"preamble":[17],"utilizing":[18],"phase":[20,29,50,96],"generator":[21,30,51],"an":[23],"embedded":[24],"Time-to-Digital":[25],"Converter":[26,70],"(TDC).":[27],"The":[28],"detects":[31],"1-UI":[32],"time":[33,61,86],"interval":[34],"by":[35,66,82],"using":[36],"its":[37,170,179],"internal":[38],"TDC":[39,90],"and":[40,107,173],"works":[41],"as":[42,94],"self-tunable":[44],"digitally-controlled":[45],"delay":[46,109],"line.":[47],"Once":[48],"the":[49,54,59,73,77,85,89,98,104,111,129,133,137],"coarsely":[52],"tunes":[53],"recovered":[55],"clock":[56],"period,":[57],"then":[58],"residual":[60],"difference":[62],"is":[63,80,92,117],"finely":[64],"tuned":[65],"fine":[68,78,99,108],"Digital-to-Time":[69],"(DTC).":[71],"Since":[72],"tuning":[74,100],"resolution":[75,87],"of":[76,88,128,145],"DTC":[79],"matched":[81],"design":[83],"used":[93],"detector,":[97],"completes":[101],"instantaneously.":[102],"After":[103],"initial":[105],"coarse":[106],"tuning,":[110],"feedback":[112],"loop":[113],"for":[114],"frequency":[115,134],"tracking":[116,135],"activated":[118],"in":[119,151,169,178],"order":[120],"to":[121],"improve":[122],"Consecutive":[123],"Identical":[124],"Digits":[125],"(CID)":[126],"tolerance":[127],"CDR.":[130],"By":[131],"applying":[132],"architecture,":[136],"proposed":[138],"achieves":[140],"more":[141],"than":[142],"100":[143],"bits":[144],"CID":[146],"tolerance.":[147],"A":[148,175],"prototype":[149],"implemented":[150],"65":[153],"nm":[154],"bulk":[155],"CMOS":[156],"process":[157],"operates":[158],"at":[159],"0.9-2.15":[161],"Gbps":[162],"continuous":[163],"rate.":[164],"It":[165],"consumes":[166],"5.1-8.4":[167],"mA":[168],"active":[171],"42":[174],"leakage":[176],"current":[177],"1.0":[184],"V":[185],"supply.":[186]},"counts_by_year":[],"updated_date":"2026-04-10T15:06:20.359241","created_date":"2025-10-10T00:00:00"}