{"id":"https://openalex.org/W2964774335","doi":"https://doi.org/10.1587/transele.2018ecp5059","title":"Low Complexity and Low Power Sense-Amplifier Based Flip-Flop Design","display_name":"Low Complexity and Low Power Sense-Amplifier Based Flip-Flop Design","publication_year":2019,"publication_date":"2019-08-04","ids":{"openalex":"https://openalex.org/W2964774335","doi":"https://doi.org/10.1587/transele.2018ecp5059","mag":"2964774335"},"language":"en","primary_location":{"id":"doi:10.1587/transele.2018ecp5059","is_oa":false,"landing_page_url":"https://doi.org/10.1587/transele.2018ecp5059","pdf_url":null,"source":{"id":"https://openalex.org/S2489501747","display_name":"IEICE Transactions on Electronics","issn_l":"0916-8524","issn":["0916-8524","1745-1353"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4320800604","host_organization_name":"Institute of Electronics, Information and Communication Engineers","host_organization_lineage":["https://openalex.org/P4320800604"],"host_organization_lineage_names":["Institute of Electronics, Information and Communication Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEICE Transactions on Electronics","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5111564749","display_name":"Po\u2010Yu Kuo","orcid":"https://orcid.org/0000-0003-2791-9642"},"institutions":[{"id":"https://openalex.org/I75357094","display_name":"National Yunlin University of Science and Technology","ror":"https://ror.org/04qkq2m54","country_code":"TW","type":"education","lineage":["https://openalex.org/I75357094"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Po-Yu KUO","raw_affiliation_strings":["Department of Electronic Engineering, National Yunlin University of Science & Technology"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electronic Engineering, National Yunlin University of Science & Technology","institution_ids":["https://openalex.org/I75357094"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5000677417","display_name":"Chia-Hsin Hsieh","orcid":null},"institutions":[{"id":"https://openalex.org/I75357094","display_name":"National Yunlin University of Science and Technology","ror":"https://ror.org/04qkq2m54","country_code":"TW","type":"education","lineage":["https://openalex.org/I75357094"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Chia-Hsin HSIEH","raw_affiliation_strings":["Department of Electronic Engineering, National Yunlin University of Science & Technology"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electronic Engineering, National Yunlin University of Science & Technology","institution_ids":["https://openalex.org/I75357094"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5000277158","display_name":"Jin\u2010Fa Lin","orcid":"https://orcid.org/0000-0001-6240-6055"},"institutions":[{"id":"https://openalex.org/I126145234","display_name":"Chaoyang University of Technology","ror":"https://ror.org/04xwksx09","country_code":"TW","type":"education","lineage":["https://openalex.org/I126145234"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Jin-Fa LIN","raw_affiliation_strings":["Department of Information and Communication Engineering, Chaoyang University of Technology"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Information and Communication Engineering, Chaoyang University of Technology","institution_ids":["https://openalex.org/I126145234"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5019598631","display_name":"Ming\u2010Hwa Sheu","orcid":"https://orcid.org/0000-0002-8417-474X"},"institutions":[{"id":"https://openalex.org/I75357094","display_name":"National Yunlin University of Science and Technology","ror":"https://ror.org/04qkq2m54","country_code":"TW","type":"education","lineage":["https://openalex.org/I75357094"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Ming-Hwa SHEU","raw_affiliation_strings":["Department of Electronic Engineering, National Yunlin University of Science & Technology"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electronic Engineering, National Yunlin University of Science & Technology","institution_ids":["https://openalex.org/I75357094"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5049718047","display_name":"Yi-Ting Hung","orcid":"https://orcid.org/0009-0002-3295-5402"},"institutions":[{"id":"https://openalex.org/I75357094","display_name":"National Yunlin University of Science and Technology","ror":"https://ror.org/04qkq2m54","country_code":"TW","type":"education","lineage":["https://openalex.org/I75357094"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Yi-Ting HUNG","raw_affiliation_strings":["Department of Electronic Engineering, National Yunlin University of Science & Technology"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electronic Engineering, National Yunlin University of Science & Technology","institution_ids":["https://openalex.org/I75357094"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":5,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.06452465,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"E102.C","issue":"11","first_page":"833","last_page":"838"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T13182","display_name":"Quantum-Dot Cellular Automata","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/flip-flop","display_name":"Flip-flop","score":0.9132785797119141},{"id":"https://openalex.org/keywords/sense-amplifier","display_name":"Sense amplifier","score":0.8431146144866943},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.6187108755111694},{"id":"https://openalex.org/keywords/amplifier","display_name":"Amplifier","score":0.5847918391227722},{"id":"https://openalex.org/keywords/static-random-access-memory","display_name":"Static random-access memory","score":0.5449886918067932},{"id":"https://openalex.org/keywords/sense","display_name":"Sense (electronics)","score":0.5066550374031067},{"id":"https://openalex.org/keywords/leakage","display_name":"Leakage (economics)","score":0.5034081339836121},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5003492832183838},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.4486999213695526},{"id":"https://openalex.org/keywords/pass-transistor-logic","display_name":"Pass transistor logic","score":0.43032339215278625},{"id":"https://openalex.org/keywords/leakage-power","display_name":"Leakage power","score":0.4287201166152954},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.40136903524398804},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.35986050963401794},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.19888174533843994},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.11615586280822754}],"concepts":[{"id":"https://openalex.org/C2781007278","wikidata":"https://www.wikidata.org/wiki/Q183406","display_name":"Flip-flop","level":3,"score":0.9132785797119141},{"id":"https://openalex.org/C32666082","wikidata":"https://www.wikidata.org/wiki/Q7450979","display_name":"Sense amplifier","level":3,"score":0.8431146144866943},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.6187108755111694},{"id":"https://openalex.org/C194257627","wikidata":"https://www.wikidata.org/wiki/Q211554","display_name":"Amplifier","level":3,"score":0.5847918391227722},{"id":"https://openalex.org/C68043766","wikidata":"https://www.wikidata.org/wiki/Q267416","display_name":"Static random-access memory","level":2,"score":0.5449886918067932},{"id":"https://openalex.org/C143141573","wikidata":"https://www.wikidata.org/wiki/Q7450971","display_name":"Sense (electronics)","level":2,"score":0.5066550374031067},{"id":"https://openalex.org/C2777042071","wikidata":"https://www.wikidata.org/wiki/Q6509304","display_name":"Leakage (economics)","level":2,"score":0.5034081339836121},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5003492832183838},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.4486999213695526},{"id":"https://openalex.org/C198521697","wikidata":"https://www.wikidata.org/wiki/Q7142438","display_name":"Pass transistor logic","level":4,"score":0.43032339215278625},{"id":"https://openalex.org/C2987719587","wikidata":"https://www.wikidata.org/wiki/Q1811428","display_name":"Leakage power","level":4,"score":0.4287201166152954},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.40136903524398804},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.35986050963401794},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.19888174533843994},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.11615586280822754},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0},{"id":"https://openalex.org/C139719470","wikidata":"https://www.wikidata.org/wiki/Q39680","display_name":"Macroeconomics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1587/transele.2018ecp5059","is_oa":false,"landing_page_url":"https://doi.org/10.1587/transele.2018ecp5059","pdf_url":null,"source":{"id":"https://openalex.org/S2489501747","display_name":"IEICE Transactions on Electronics","issn_l":"0916-8524","issn":["0916-8524","1745-1353"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4320800604","host_organization_name":"Institute of Electronics, Information and Communication Engineers","host_organization_lineage":["https://openalex.org/P4320800604"],"host_organization_lineage_names":["Institute of Electronics, Information and Communication Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEICE Transactions on Electronics","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","score":0.8500000238418579,"id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":10,"referenced_works":["https://openalex.org/W2031970782","https://openalex.org/W2046641314","https://openalex.org/W2068786231","https://openalex.org/W2098750459","https://openalex.org/W2109195618","https://openalex.org/W2109769819","https://openalex.org/W2145876393","https://openalex.org/W2150924088","https://openalex.org/W2164002677","https://openalex.org/W2170265438"],"related_works":["https://openalex.org/W1835913819","https://openalex.org/W2548084981","https://openalex.org/W2051363901","https://openalex.org/W2297319780","https://openalex.org/W2127348582","https://openalex.org/W2964774335","https://openalex.org/W2136142653","https://openalex.org/W2373152541","https://openalex.org/W2178217057","https://openalex.org/W2174410816"],"abstract_inverted_index":{"A":[0],"novel":[1],"low":[2],"power":[3,38],"sense-amplifier":[4,53],"based":[5,15],"flip-flop":[6,83],"(FF)":[7],"is":[8,31,84],"presented.":[9],"By":[10],"using":[11],"a":[12],"simplified":[13],"SRAM":[14],"latch":[16],"design":[17,30],"and":[18,66,72],"pass":[19],"transistor":[20],"logic":[21],"(PTL)":[22],"circuit":[23,58],"scheme,":[24],"the":[25,28,51,56,64,82],"transistor-count":[26],"of":[27],"FF":[29,54],"greatly":[32],"reduced":[33,69],"as":[34,36],"well":[35],"leakage":[37,61],"performance.":[39],"The":[40,75],"performance":[41,76],"claims":[42],"are":[43,68],"verified":[44],"through":[45],"extensive":[46],"post-layout":[47],"simulations.":[48],"Compared":[49],"to":[50],"conventional":[52],"design,":[55],"proposed":[57],"achieves":[59],"19.6%":[60],"reduction.":[62],"Moreover,":[63],"delay,":[65],"area":[67],"by":[70],"21.8%":[71],"31%,":[73],"respectively.":[74],"edge":[77],"becomes":[78],"even":[79],"better":[80],"when":[81],"integrated":[85],"in":[86],"N-bit":[87],"register":[88],"file.":[89]},"counts_by_year":[],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}