{"id":"https://openalex.org/W2993390155","doi":"https://doi.org/10.1587/transele.2018cts0001","title":"A ReRAM-Based Row-Column-Oriented Memory Architecture for Convolutional Neural Networks","display_name":"A ReRAM-Based Row-Column-Oriented Memory Architecture for Convolutional Neural Networks","publication_year":2019,"publication_date":"2019-06-30","ids":{"openalex":"https://openalex.org/W2993390155","doi":"https://doi.org/10.1587/transele.2018cts0001","mag":"2993390155"},"language":"en","primary_location":{"id":"doi:10.1587/transele.2018cts0001","is_oa":false,"landing_page_url":"https://doi.org/10.1587/transele.2018cts0001","pdf_url":null,"source":{"id":"https://openalex.org/S2489501747","display_name":"IEICE Transactions on Electronics","issn_l":"0916-8524","issn":["0916-8524","1745-1353"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4320800604","host_organization_name":"Institute of Electronics, Information and Communication Engineers","host_organization_lineage":["https://openalex.org/P4320800604"],"host_organization_lineage_names":["Institute of Electronics, Information and Communication Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEICE Transactions on Electronics","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5100378046","display_name":"Yan Chen","orcid":"https://orcid.org/0000-0001-9212-3566"},"institutions":[{"id":"https://openalex.org/I16609230","display_name":"Hunan University","ror":"https://ror.org/05htk5m33","country_code":"CN","type":"education","lineage":["https://openalex.org/I16609230"]},{"id":"https://openalex.org/I75917431","display_name":"Nara Institute of Science and Technology","ror":"https://ror.org/05bhada84","country_code":"JP","type":"education","lineage":["https://openalex.org/I75917431"]}],"countries":["CN","JP"],"is_corresponding":true,"raw_author_name":"Yan CHEN","raw_affiliation_strings":["College of Electrical and Information Engineering, Hunan University","Graduate School of Information Science, Nara Institute of Science and Technology"],"affiliations":[{"raw_affiliation_string":"College of Electrical and Information Engineering, Hunan University","institution_ids":["https://openalex.org/I16609230"]},{"raw_affiliation_string":"Graduate School of Information Science, Nara Institute of Science and Technology","institution_ids":["https://openalex.org/I75917431"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5058086735","display_name":"Jing Zhang","orcid":"https://orcid.org/0000-0001-6269-6849"},"institutions":[{"id":"https://openalex.org/I16609230","display_name":"Hunan University","ror":"https://ror.org/05htk5m33","country_code":"CN","type":"education","lineage":["https://openalex.org/I16609230"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Jing ZHANG","raw_affiliation_strings":["College of Electrical and Information Engineering, Hunan University"],"affiliations":[{"raw_affiliation_string":"College of Electrical and Information Engineering, Hunan University","institution_ids":["https://openalex.org/I16609230"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5103046657","display_name":"Yuebing Xu","orcid":"https://orcid.org/0000-0002-0194-974X"},"institutions":[{"id":"https://openalex.org/I16609230","display_name":"Hunan University","ror":"https://ror.org/05htk5m33","country_code":"CN","type":"education","lineage":["https://openalex.org/I16609230"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Yuebing XU","raw_affiliation_strings":["College of Electrical and Information Engineering, Hunan University"],"affiliations":[{"raw_affiliation_string":"College of Electrical and Information Engineering, Hunan University","institution_ids":["https://openalex.org/I16609230"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100430958","display_name":"Yingjie Zhang","orcid":"https://orcid.org/0009-0000-7284-2424"},"institutions":[{"id":"https://openalex.org/I16609230","display_name":"Hunan University","ror":"https://ror.org/05htk5m33","country_code":"CN","type":"education","lineage":["https://openalex.org/I16609230"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Yingjie ZHANG","raw_affiliation_strings":["College of Computer Science and Electronic Engineering, Hunan University"],"affiliations":[{"raw_affiliation_string":"College of Computer Science and Electronic Engineering, Hunan University","institution_ids":["https://openalex.org/I16609230"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5101464173","display_name":"Renyuan Zhang","orcid":"https://orcid.org/0000-0002-2635-2077"},"institutions":[{"id":"https://openalex.org/I75917431","display_name":"Nara Institute of Science and Technology","ror":"https://ror.org/05bhada84","country_code":"JP","type":"education","lineage":["https://openalex.org/I75917431"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Renyuan ZHANG","raw_affiliation_strings":["Graduate School of Information Science, Nara Institute of Science and Technology"],"affiliations":[{"raw_affiliation_string":"Graduate School of Information Science, Nara Institute of Science and Technology","institution_ids":["https://openalex.org/I75917431"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5074853381","display_name":"Yasuhiko Nakashima","orcid":"https://orcid.org/0000-0002-9457-5061"},"institutions":[{"id":"https://openalex.org/I75917431","display_name":"Nara Institute of Science and Technology","ror":"https://ror.org/05bhada84","country_code":"JP","type":"education","lineage":["https://openalex.org/I75917431"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Yasuhiko NAKASHIMA","raw_affiliation_strings":["Graduate School of Information Science, Nara Institute of Science and Technology"],"affiliations":[{"raw_affiliation_string":"Graduate School of Information Science, Nara Institute of Science and Technology","institution_ids":["https://openalex.org/I75917431"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":6,"corresponding_author_ids":["https://openalex.org/A5100378046"],"corresponding_institution_ids":["https://openalex.org/I16609230","https://openalex.org/I75917431"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.15761757,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"E102.C","issue":"7","first_page":"580","last_page":"584"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10320","display_name":"Neural Networks and Applications","score":0.8432000279426575,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10320","display_name":"Neural Networks and Applications","score":0.8432000279426575,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10036","display_name":"Advanced Neural Network Applications","score":0.7789999842643738,"subfield":{"id":"https://openalex.org/subfields/1707","display_name":"Computer Vision and Pattern Recognition"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12676","display_name":"Machine Learning and ELM","score":0.7487000226974487,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/resistive-random-access-memory","display_name":"Resistive random-access memory","score":0.9513827562332153},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7198869585990906},{"id":"https://openalex.org/keywords/in-memory-processing","display_name":"In-Memory Processing","score":0.585114598274231},{"id":"https://openalex.org/keywords/convolutional-neural-network","display_name":"Convolutional neural network","score":0.5131078958511353},{"id":"https://openalex.org/keywords/column","display_name":"Column (typography)","score":0.5064786672592163},{"id":"https://openalex.org/keywords/registered-memory","display_name":"Registered memory","score":0.49223247170448303},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.48067793250083923},{"id":"https://openalex.org/keywords/memory-architecture","display_name":"Memory architecture","score":0.47553062438964844},{"id":"https://openalex.org/keywords/cas-latency","display_name":"CAS latency","score":0.4468843340873718},{"id":"https://openalex.org/keywords/memory-bandwidth","display_name":"Memory bandwidth","score":0.4427042603492737},{"id":"https://openalex.org/keywords/computer-memory","display_name":"Computer memory","score":0.42822664976119995},{"id":"https://openalex.org/keywords/memory-map","display_name":"Memory map","score":0.41446414589881897},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3755076229572296},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.366334468126297},{"id":"https://openalex.org/keywords/semiconductor-memory","display_name":"Semiconductor memory","score":0.3275437355041504},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.15906298160552979},{"id":"https://openalex.org/keywords/memory-controller","display_name":"Memory controller","score":0.15286040306091309},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.09497866034507751},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.09341096878051758},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.08155831694602966},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.06967046856880188}],"concepts":[{"id":"https://openalex.org/C182019814","wikidata":"https://www.wikidata.org/wiki/Q1143830","display_name":"Resistive random-access memory","level":3,"score":0.9513827562332153},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7198869585990906},{"id":"https://openalex.org/C123593499","wikidata":"https://www.wikidata.org/wiki/Q6008583","display_name":"In-Memory Processing","level":5,"score":0.585114598274231},{"id":"https://openalex.org/C81363708","wikidata":"https://www.wikidata.org/wiki/Q17084460","display_name":"Convolutional neural network","level":2,"score":0.5131078958511353},{"id":"https://openalex.org/C2780551164","wikidata":"https://www.wikidata.org/wiki/Q2306599","display_name":"Column (typography)","level":3,"score":0.5064786672592163},{"id":"https://openalex.org/C93446704","wikidata":"https://www.wikidata.org/wiki/Q449328","display_name":"Registered memory","level":3,"score":0.49223247170448303},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.48067793250083923},{"id":"https://openalex.org/C2779602883","wikidata":"https://www.wikidata.org/wiki/Q15544750","display_name":"Memory architecture","level":2,"score":0.47553062438964844},{"id":"https://openalex.org/C189930140","wikidata":"https://www.wikidata.org/wiki/Q1112878","display_name":"CAS latency","level":4,"score":0.4468843340873718},{"id":"https://openalex.org/C188045654","wikidata":"https://www.wikidata.org/wiki/Q17148339","display_name":"Memory bandwidth","level":2,"score":0.4427042603492737},{"id":"https://openalex.org/C92855701","wikidata":"https://www.wikidata.org/wiki/Q5830907","display_name":"Computer memory","level":3,"score":0.42822664976119995},{"id":"https://openalex.org/C74426580","wikidata":"https://www.wikidata.org/wiki/Q719484","display_name":"Memory map","level":3,"score":0.41446414589881897},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3755076229572296},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.366334468126297},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.3275437355041504},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.15906298160552979},{"id":"https://openalex.org/C100800780","wikidata":"https://www.wikidata.org/wiki/Q1175867","display_name":"Memory controller","level":3,"score":0.15286040306091309},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.09497866034507751},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.09341096878051758},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.08155831694602966},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.06967046856880188},{"id":"https://openalex.org/C164120249","wikidata":"https://www.wikidata.org/wiki/Q995982","display_name":"Web search query","level":3,"score":0.0},{"id":"https://openalex.org/C194222762","wikidata":"https://www.wikidata.org/wiki/Q114486","display_name":"Query by Example","level":4,"score":0.0},{"id":"https://openalex.org/C97854310","wikidata":"https://www.wikidata.org/wiki/Q19541","display_name":"Search engine","level":2,"score":0.0},{"id":"https://openalex.org/C126042441","wikidata":"https://www.wikidata.org/wiki/Q1324888","display_name":"Frame (networking)","level":2,"score":0.0},{"id":"https://openalex.org/C23123220","wikidata":"https://www.wikidata.org/wiki/Q816826","display_name":"Information retrieval","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1587/transele.2018cts0001","is_oa":false,"landing_page_url":"https://doi.org/10.1587/transele.2018cts0001","pdf_url":null,"source":{"id":"https://openalex.org/S2489501747","display_name":"IEICE Transactions on Electronics","issn_l":"0916-8524","issn":["0916-8524","1745-1353"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4320800604","host_organization_name":"Institute of Electronics, Information and Communication Engineers","host_organization_lineage":["https://openalex.org/P4320800604"],"host_organization_lineage_names":["Institute of Electronics, Information and Communication Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEICE Transactions on Electronics","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":10,"referenced_works":["https://openalex.org/W1686810756","https://openalex.org/W2010202670","https://openalex.org/W2163605009","https://openalex.org/W2194775991","https://openalex.org/W2605487586","https://openalex.org/W2613989746","https://openalex.org/W2783915901","https://openalex.org/W2891420493","https://openalex.org/W4247470470","https://openalex.org/W4254672563"],"related_works":["https://openalex.org/W2138825797","https://openalex.org/W4225739994","https://openalex.org/W2096506606","https://openalex.org/W2143690511","https://openalex.org/W2518875864","https://openalex.org/W3163143851","https://openalex.org/W3151864192","https://openalex.org/W3025845664","https://openalex.org/W2768900401","https://openalex.org/W3180803030"],"abstract_inverted_index":{"An":[0],"efficient":[1],"resistive":[2],"random":[3],"access":[4,89],"memory":[5,34,45,123],"(ReRAM)":[6],"structure":[7,124],"is":[8,26,36,77,98],"developed":[9],"for":[10],"accelerating":[11],"convolutional":[12],"neural":[13],"network":[14],"(CNN)":[15],"powered":[16],"by":[17,51,72,80],"the":[18,58,87,94,102,112,115,121],"in-memory":[19,59],"computation.":[20],"A":[21],"novel":[22],"ReRAM":[23,82,96,132],"cell":[24],"circuit":[25],"designed":[27],"with":[28],"two-directional":[29],"(2-D)":[30],"accessibility.":[31],"The":[32],"entire":[33],"system":[35],"organized":[37],"as":[38],"a":[39,130],"2-D":[40,73],"array,":[41],"in":[42,66],"which":[43,76],"specific":[44],"cells":[46,65],"can":[47],"be":[48],"identically":[49],"accessed":[50,71],"both":[52],"of":[53,61,93,120,129],"column-":[54],"and":[55,117,127],"row-locality.":[56],"For":[57],"computations":[60],"CNNs,":[62],"only":[63],"relevant":[64],"an":[67],"identical":[68],"sub-array":[69],"are":[70,108,125],"read-out":[74],"operations,":[75],"hardly":[78],"implemented":[79],"conventional":[81,95],"cells.":[83],"In":[84],"this":[85],"manner,":[86],"redundant":[88],"(column":[90],"or":[91],"row)":[92],"structures":[97],"prevented":[99],"to":[100],"eliminated":[101],"unnecessary":[103],"data":[104],"movement":[105],"when":[106],"CNNs":[107],"processed":[109],"in-memory.":[110],"From":[111],"simulation":[113],"results,":[114],"energy":[116],"bandwidth":[118],"efficiency":[119],"proposed":[122],"1.4x":[126],"5x":[128],"state-of-the-art":[131],"architecture,":[133],"respectively.":[134]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}