{"id":"https://openalex.org/W4416831797","doi":"https://doi.org/10.1587/elex.22.20250597","title":"Analysis and design for type-II double-sampling phase-locked loops","display_name":"Analysis and design for type-II double-sampling phase-locked loops","publication_year":2025,"publication_date":"2025-11-30","ids":{"openalex":"https://openalex.org/W4416831797","doi":"https://doi.org/10.1587/elex.22.20250597"},"language":"en","primary_location":{"id":"doi:10.1587/elex.22.20250597","is_oa":true,"landing_page_url":"https://doi.org/10.1587/elex.22.20250597","pdf_url":"https://www.jstage.jst.go.jp/article/elex/advpub/0/advpub_22.20250597/_pdf","source":{"id":"https://openalex.org/S207433681","display_name":"IEICE Electronics Express","issn_l":"1349-2543","issn":["1349-2543","1349-9467"],"is_oa":true,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4320800604","host_organization_name":"Institute of Electronics, Information and Communication Engineers","host_organization_lineage":["https://openalex.org/P4320800604"],"host_organization_lineage_names":["Institute of Electronics, Information and Communication Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEICE Electronics Express","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"diamond","oa_url":"https://www.jstage.jst.go.jp/article/elex/advpub/0/advpub_22.20250597/_pdf","any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5101745212","display_name":"Longbiao Wang","orcid":"https://orcid.org/0000-0002-6970-4765"},"institutions":[{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]}],"countries":["CN"],"is_corresponding":true,"raw_author_name":"Longbiao Wang","raw_affiliation_strings":["College of Biomedical Engineering, Fudan University","State Key Laboratory of Integrated Chips and Systems, Fudan University"],"affiliations":[{"raw_affiliation_string":"College of Biomedical Engineering, Fudan University","institution_ids":["https://openalex.org/I24943067"]},{"raw_affiliation_string":"State Key Laboratory of Integrated Chips and Systems, Fudan University","institution_ids":["https://openalex.org/I24943067"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5112542306","display_name":"Ming Che","orcid":null},"institutions":[{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Ming Che","raw_affiliation_strings":["College of Biomedical Engineering, Fudan University","State Key Laboratory of Integrated Chips and Systems, Fudan University"],"affiliations":[{"raw_affiliation_string":"College of Biomedical Engineering, Fudan University","institution_ids":["https://openalex.org/I24943067"]},{"raw_affiliation_string":"State Key Laboratory of Integrated Chips and Systems, Fudan University","institution_ids":["https://openalex.org/I24943067"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100338429","display_name":"Peng Chen","orcid":"https://orcid.org/0000-0001-5221-3655"},"institutions":[{"id":"https://openalex.org/I100930933","display_name":"University College Dublin","ror":"https://ror.org/05m7pjf47","country_code":"IE","type":"education","lineage":["https://openalex.org/I100930933"]}],"countries":["IE"],"is_corresponding":false,"raw_author_name":"Peng Chen","raw_affiliation_strings":["School of Electrical and Electronic Engineering, University College Dublin"],"affiliations":[{"raw_affiliation_string":"School of Electrical and Electronic Engineering, University College Dublin","institution_ids":["https://openalex.org/I100930933"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5066353712","display_name":"Menglian Zhao","orcid":"https://orcid.org/0000-0002-2500-2892"},"institutions":[{"id":"https://openalex.org/I4210139699","display_name":"Micro & Nano Research Institute","ror":"https://ror.org/03y1kax64","country_code":"CN","type":"facility","lineage":["https://openalex.org/I4210139699"]},{"id":"https://openalex.org/I76130692","display_name":"Zhejiang University","ror":"https://ror.org/00a2xv884","country_code":"CN","type":"education","lineage":["https://openalex.org/I76130692"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Menglian Zhao","raw_affiliation_strings":["School of micro-nano Electronic, Zhejiang University"],"affiliations":[{"raw_affiliation_string":"School of micro-nano Electronic, Zhejiang University","institution_ids":["https://openalex.org/I4210139699","https://openalex.org/I76130692"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5074291976","display_name":"Xiaopeng Yu","orcid":"https://orcid.org/0000-0002-4531-6645"},"institutions":[{"id":"https://openalex.org/I4210139699","display_name":"Micro & Nano Research Institute","ror":"https://ror.org/03y1kax64","country_code":"CN","type":"facility","lineage":["https://openalex.org/I4210139699"]},{"id":"https://openalex.org/I76130692","display_name":"Zhejiang University","ror":"https://ror.org/00a2xv884","country_code":"CN","type":"education","lineage":["https://openalex.org/I76130692"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Xiaopeng Yu","raw_affiliation_strings":["School of micro-nano Electronic, Zhejiang University"],"affiliations":[{"raw_affiliation_string":"School of micro-nano Electronic, Zhejiang University","institution_ids":["https://openalex.org/I4210139699","https://openalex.org/I76130692"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5038936472","display_name":"Xiongchuan Huang","orcid":"https://orcid.org/0000-0002-7581-2084"},"institutions":[{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Xiongchuan Huang","raw_affiliation_strings":["College of Biomedical Engineering, Fudan University","State Key Laboratory of Integrated Chips and Systems, Fudan University"],"affiliations":[{"raw_affiliation_string":"College of Biomedical Engineering, Fudan University","institution_ids":["https://openalex.org/I24943067"]},{"raw_affiliation_string":"State Key Laboratory of Integrated Chips and Systems, Fudan University","institution_ids":["https://openalex.org/I24943067"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":6,"corresponding_author_ids":["https://openalex.org/A5101745212"],"corresponding_institution_ids":["https://openalex.org/I24943067"],"apc_list":null,"apc_paid":null,"fwci":0.7843,"has_fulltext":true,"cited_by_count":1,"citation_normalized_percentile":{"value":0.80156624,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":97,"max":99},"biblio":{"volume":"23","issue":"3","first_page":"20250597","last_page":"20250597"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9786999821662903,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9786999821662903,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12004","display_name":"Advanced Frequency and Time Standards","score":0.0066999997943639755,"subfield":{"id":"https://openalex.org/subfields/3107","display_name":"Atomic and Molecular Physics, and Optics"},"field":{"id":"https://openalex.org/fields/31","display_name":"Physics and Astronomy"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10187","display_name":"Radio Frequency Integrated Circuit Design","score":0.00570000009611249,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/noise","display_name":"Noise (video)","score":0.6546000242233276},{"id":"https://openalex.org/keywords/phase-noise","display_name":"Phase noise","score":0.5145000219345093},{"id":"https://openalex.org/keywords/sampling","display_name":"Sampling (signal processing)","score":0.4814000129699707},{"id":"https://openalex.org/keywords/phase","display_name":"Phase (matter)","score":0.41019999980926514},{"id":"https://openalex.org/keywords/degradation","display_name":"Degradation (telecommunications)","score":0.3806000053882599},{"id":"https://openalex.org/keywords/control-theory","display_name":"Control theory (sociology)","score":0.3695000112056732},{"id":"https://openalex.org/keywords/transfer-function","display_name":"Transfer function","score":0.35830000042915344}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6658999919891357},{"id":"https://openalex.org/C99498987","wikidata":"https://www.wikidata.org/wiki/Q2210247","display_name":"Noise (video)","level":3,"score":0.6546000242233276},{"id":"https://openalex.org/C89631360","wikidata":"https://www.wikidata.org/wiki/Q1428766","display_name":"Phase noise","level":2,"score":0.5145000219345093},{"id":"https://openalex.org/C140779682","wikidata":"https://www.wikidata.org/wiki/Q210868","display_name":"Sampling (signal processing)","level":3,"score":0.4814000129699707},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4805999994277954},{"id":"https://openalex.org/C44280652","wikidata":"https://www.wikidata.org/wiki/Q104837","display_name":"Phase (matter)","level":2,"score":0.41019999980926514},{"id":"https://openalex.org/C2779679103","wikidata":"https://www.wikidata.org/wiki/Q5251805","display_name":"Degradation (telecommunications)","level":2,"score":0.3806000053882599},{"id":"https://openalex.org/C47446073","wikidata":"https://www.wikidata.org/wiki/Q5165890","display_name":"Control theory (sociology)","level":3,"score":0.3695000112056732},{"id":"https://openalex.org/C81299745","wikidata":"https://www.wikidata.org/wiki/Q334269","display_name":"Transfer function","level":2,"score":0.35830000042915344},{"id":"https://openalex.org/C2776175482","wikidata":"https://www.wikidata.org/wiki/Q1195816","display_name":"Transfer (computing)","level":2,"score":0.31630000472068787},{"id":"https://openalex.org/C177454536","wikidata":"https://www.wikidata.org/wiki/Q578290","display_name":"Emphasis (telecommunications)","level":2,"score":0.289900004863739},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.2854999899864197},{"id":"https://openalex.org/C133731056","wikidata":"https://www.wikidata.org/wiki/Q4917288","display_name":"Control engineering","level":1,"score":0.28439998626708984},{"id":"https://openalex.org/C138852830","wikidata":"https://www.wikidata.org/wiki/Q2292993","display_name":"Design methods","level":2,"score":0.2825999855995178},{"id":"https://openalex.org/C184670325","wikidata":"https://www.wikidata.org/wiki/Q512604","display_name":"Loop (graph theory)","level":2,"score":0.2782000005245209},{"id":"https://openalex.org/C52740198","wikidata":"https://www.wikidata.org/wiki/Q1539564","display_name":"Importance sampling","level":3,"score":0.2703999876976013},{"id":"https://openalex.org/C82517063","wikidata":"https://www.wikidata.org/wiki/Q1591315","display_name":"Slew rate","level":3,"score":0.25209999084472656}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1587/elex.22.20250597","is_oa":true,"landing_page_url":"https://doi.org/10.1587/elex.22.20250597","pdf_url":"https://www.jstage.jst.go.jp/article/elex/advpub/0/advpub_22.20250597/_pdf","source":{"id":"https://openalex.org/S207433681","display_name":"IEICE Electronics Express","issn_l":"1349-2543","issn":["1349-2543","1349-9467"],"is_oa":true,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4320800604","host_organization_name":"Institute of Electronics, Information and Communication Engineers","host_organization_lineage":["https://openalex.org/P4320800604"],"host_organization_lineage_names":["Institute of Electronics, Information and Communication Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEICE Electronics Express","raw_type":"journal-article"}],"best_oa_location":{"id":"doi:10.1587/elex.22.20250597","is_oa":true,"landing_page_url":"https://doi.org/10.1587/elex.22.20250597","pdf_url":"https://www.jstage.jst.go.jp/article/elex/advpub/0/advpub_22.20250597/_pdf","source":{"id":"https://openalex.org/S207433681","display_name":"IEICE Electronics Express","issn_l":"1349-2543","issn":["1349-2543","1349-9467"],"is_oa":true,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4320800604","host_organization_name":"Institute of Electronics, Information and Communication Engineers","host_organization_lineage":["https://openalex.org/P4320800604"],"host_organization_lineage_names":["Institute of Electronics, Information and Communication Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEICE Electronics Express","raw_type":"journal-article"},"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":true,"pdf":true},"content_urls":{"pdf":"https://content.openalex.org/works/W4416831797.pdf","grobid_xml":"https://content.openalex.org/works/W4416831797.grobid-xml"},"referenced_works_count":28,"referenced_works":["https://openalex.org/W1585651733","https://openalex.org/W1979012374","https://openalex.org/W2060219035","https://openalex.org/W2153267648","https://openalex.org/W2160797709","https://openalex.org/W2295656041","https://openalex.org/W2599908957","https://openalex.org/W2609401991","https://openalex.org/W2891055363","https://openalex.org/W2913416661","https://openalex.org/W3094095022","https://openalex.org/W3098719147","https://openalex.org/W3132889034","https://openalex.org/W3151420400","https://openalex.org/W3152656189","https://openalex.org/W3183913092","https://openalex.org/W4226091703","https://openalex.org/W4226306444","https://openalex.org/W4239733953","https://openalex.org/W4312261872","https://openalex.org/W4313117103","https://openalex.org/W4362655053","https://openalex.org/W4385192473","https://openalex.org/W4385281195","https://openalex.org/W4386730043","https://openalex.org/W4393170803","https://openalex.org/W4402164145","https://openalex.org/W4410800567"],"related_works":[],"abstract_inverted_index":{"This":[0],"letter":[1],"presents":[2],"a":[3],"unified":[4],"phase-":[5,70],"and":[6,71,77],"voltage-domain":[7,33,72],"modeling":[8],"framework":[9],"for":[10,81],"type-II":[11],"double-sampling":[12],"phase-locked":[13],"loops":[14],"(DSPLLs).":[15],"An":[16],"improved":[17],"analytical":[18],"phase-domain":[19],"model":[20,34],"is":[21,35],"derived":[22],"by":[23],"refining":[24],"the":[25,45,49,55],"phase":[26,40,57],"detector's":[27],"transfer":[28],"function.":[29],"A":[30],"Verilog-A":[31],"based":[32],"developed,":[36],"enabling":[37],"fast":[38],"transient-only":[39],"noise":[41,46,58],"analysis.":[42],"We":[43,52],"clarify":[44],"contribution":[47],"of":[48],"S/H":[50],"clocks.":[51],"further":[53],"extend":[54],"reference":[56],"3dB-reduction":[59],"theory,":[60],"revealing":[61],"its":[62],"degradation":[63],"under":[64],"asymmetric":[65],"sampling":[66],"slew":[67],"rates.":[68],"The":[69],"models":[73],"validate":[74],"each":[75],"other":[76],"offer":[78],"useful":[79],"guide":[80],"DSPLLs":[82],"design":[83],"optimization.":[84]},"counts_by_year":[{"year":2026,"cited_by_count":1}],"updated_date":"2026-03-12T06:13:28.667946","created_date":"2025-11-30T00:00:00"}