{"id":"https://openalex.org/W4410387397","doi":"https://doi.org/10.1587/elex.22.20250219","title":"Design of hierarchical cache coherence protocol based on Chiplet architecture","display_name":"Design of hierarchical cache coherence protocol based on Chiplet architecture","publication_year":2025,"publication_date":"2025-05-15","ids":{"openalex":"https://openalex.org/W4410387397","doi":"https://doi.org/10.1587/elex.22.20250219"},"language":"en","primary_location":{"id":"doi:10.1587/elex.22.20250219","is_oa":true,"landing_page_url":"https://doi.org/10.1587/elex.22.20250219","pdf_url":"https://www.jstage.jst.go.jp/article/elex/advpub/0/advpub_22.20250219/_pdf","source":{"id":"https://openalex.org/S207433681","display_name":"IEICE Electronics Express","issn_l":"1349-2543","issn":["1349-2543","1349-9467"],"is_oa":true,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4320800604","host_organization_name":"Institute of Electronics, Information and Communication Engineers","host_organization_lineage":["https://openalex.org/P4320800604"],"host_organization_lineage_names":["Institute of Electronics, Information and Communication Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEICE Electronics Express","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"diamond","oa_url":"https://www.jstage.jst.go.jp/article/elex/advpub/0/advpub_22.20250219/_pdf","any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5081457184","display_name":"Jianghua Gui","orcid":"https://orcid.org/0009-0002-5507-3269"},"institutions":[{"id":"https://openalex.org/I4210090971","display_name":"Southeast University","ror":"https://ror.org/00cf0ab87","country_code":"BD","type":"education","lineage":["https://openalex.org/I4210090971"]},{"id":"https://openalex.org/I2800372957","display_name":"China Electronics Technology Group Corporation","ror":"https://ror.org/0098hst83","country_code":"CN","type":"company","lineage":["https://openalex.org/I2800372957"]}],"countries":["BD","CN"],"is_corresponding":true,"raw_author_name":"Jianghua Gui","raw_affiliation_strings":["China Electronics Technology Group Corporation No.58 Research Institute","School of Microelectronics, Southeast University"],"affiliations":[{"raw_affiliation_string":"China Electronics Technology Group Corporation No.58 Research Institute","institution_ids":["https://openalex.org/I2800372957"]},{"raw_affiliation_string":"School of Microelectronics, Southeast University","institution_ids":["https://openalex.org/I4210090971"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100661842","display_name":"Bing Li","orcid":"https://orcid.org/0000-0003-2150-418X"},"institutions":[{"id":"https://openalex.org/I4210090971","display_name":"Southeast University","ror":"https://ror.org/00cf0ab87","country_code":"BD","type":"education","lineage":["https://openalex.org/I4210090971"]}],"countries":["BD"],"is_corresponding":false,"raw_author_name":"Bing Li","raw_affiliation_strings":["School of Microelectronics, Southeast University"],"affiliations":[{"raw_affiliation_string":"School of Microelectronics, Southeast University","institution_ids":["https://openalex.org/I4210090971"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5017401836","display_name":"Tongtong Guo","orcid":"https://orcid.org/0000-0003-0462-3929"},"institutions":[{"id":"https://openalex.org/I2800372957","display_name":"China Electronics Technology Group Corporation","ror":"https://ror.org/0098hst83","country_code":"CN","type":"company","lineage":["https://openalex.org/I2800372957"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Tongtong Guo","raw_affiliation_strings":["China Electronics Technology Group Corporation No.58 Research Institute"],"affiliations":[{"raw_affiliation_string":"China Electronics Technology Group Corporation No.58 Research Institute","institution_ids":["https://openalex.org/I2800372957"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5071658746","display_name":"An-Chow Lai","orcid":null},"institutions":[{"id":"https://openalex.org/I2800372957","display_name":"China Electronics Technology Group Corporation","ror":"https://ror.org/0098hst83","country_code":"CN","type":"company","lineage":["https://openalex.org/I2800372957"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Anzhou Lai","raw_affiliation_strings":["China Electronics Technology Group Corporation No.58 Research Institute"],"affiliations":[{"raw_affiliation_string":"China Electronics Technology Group Corporation No.58 Research Institute","institution_ids":["https://openalex.org/I2800372957"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5101743096","display_name":"Shuaishuai Zhang","orcid":"https://orcid.org/0000-0002-5652-305X"},"institutions":[{"id":"https://openalex.org/I2800372957","display_name":"China Electronics Technology Group Corporation","ror":"https://ror.org/0098hst83","country_code":"CN","type":"company","lineage":["https://openalex.org/I2800372957"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Shuaishuai Zhang","raw_affiliation_strings":["China Electronics Technology Group Corporation No.58 Research Institute"],"affiliations":[{"raw_affiliation_string":"China Electronics Technology Group Corporation No.58 Research Institute","institution_ids":["https://openalex.org/I2800372957"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5081457184"],"corresponding_institution_ids":["https://openalex.org/I2800372957","https://openalex.org/I4210090971"],"apc_list":null,"apc_paid":null,"fwci":1.5567,"has_fulltext":true,"cited_by_count":1,"citation_normalized_percentile":{"value":0.83580906,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":91,"max":95},"biblio":{"volume":"22","issue":"12","first_page":"20250219","last_page":"20250219"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.98089998960495,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.98089998960495,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9545999765396118,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9185000061988831,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/mesi-protocol","display_name":"MESI protocol","score":0.8236732482910156},{"id":"https://openalex.org/keywords/cache-coherence","display_name":"Cache coherence","score":0.720202624797821},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6607236862182617},{"id":"https://openalex.org/keywords/mesif-protocol","display_name":"MESIF protocol","score":0.6056985855102539},{"id":"https://openalex.org/keywords/cache","display_name":"Cache","score":0.5772780179977417},{"id":"https://openalex.org/keywords/protocol","display_name":"Protocol (science)","score":0.568891167640686},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.5578088164329529},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.5374437570571899},{"id":"https://openalex.org/keywords/coherence","display_name":"Coherence (philosophical gambling strategy)","score":0.45662012696266174},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.3873435854911804},{"id":"https://openalex.org/keywords/cache-algorithms","display_name":"Cache algorithms","score":0.27754050493240356},{"id":"https://openalex.org/keywords/cpu-cache","display_name":"CPU cache","score":0.2671145796775818},{"id":"https://openalex.org/keywords/geography","display_name":"Geography","score":0.10216787457466125},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.05974733829498291},{"id":"https://openalex.org/keywords/medicine","display_name":"Medicine","score":0.05227196216583252}],"concepts":[{"id":"https://openalex.org/C120936851","wikidata":"https://www.wikidata.org/wiki/Q1408065","display_name":"MESI protocol","level":5,"score":0.8236732482910156},{"id":"https://openalex.org/C141917322","wikidata":"https://www.wikidata.org/wiki/Q1025017","display_name":"Cache coherence","level":5,"score":0.720202624797821},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6607236862182617},{"id":"https://openalex.org/C199979278","wikidata":"https://www.wikidata.org/wiki/Q263221","display_name":"MESIF protocol","level":5,"score":0.6056985855102539},{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.5772780179977417},{"id":"https://openalex.org/C2780385302","wikidata":"https://www.wikidata.org/wiki/Q367158","display_name":"Protocol (science)","level":3,"score":0.568891167640686},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.5578088164329529},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.5374437570571899},{"id":"https://openalex.org/C2781181686","wikidata":"https://www.wikidata.org/wiki/Q4226068","display_name":"Coherence (philosophical gambling strategy)","level":2,"score":0.45662012696266174},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3873435854911804},{"id":"https://openalex.org/C38556500","wikidata":"https://www.wikidata.org/wiki/Q13404475","display_name":"Cache algorithms","level":4,"score":0.27754050493240356},{"id":"https://openalex.org/C189783530","wikidata":"https://www.wikidata.org/wiki/Q352090","display_name":"CPU cache","level":3,"score":0.2671145796775818},{"id":"https://openalex.org/C205649164","wikidata":"https://www.wikidata.org/wiki/Q1071","display_name":"Geography","level":0,"score":0.10216787457466125},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.05974733829498291},{"id":"https://openalex.org/C71924100","wikidata":"https://www.wikidata.org/wiki/Q11190","display_name":"Medicine","level":0,"score":0.05227196216583252},{"id":"https://openalex.org/C142724271","wikidata":"https://www.wikidata.org/wiki/Q7208","display_name":"Pathology","level":1,"score":0.0},{"id":"https://openalex.org/C204787440","wikidata":"https://www.wikidata.org/wiki/Q188504","display_name":"Alternative medicine","level":2,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C166957645","wikidata":"https://www.wikidata.org/wiki/Q23498","display_name":"Archaeology","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1587/elex.22.20250219","is_oa":true,"landing_page_url":"https://doi.org/10.1587/elex.22.20250219","pdf_url":"https://www.jstage.jst.go.jp/article/elex/advpub/0/advpub_22.20250219/_pdf","source":{"id":"https://openalex.org/S207433681","display_name":"IEICE Electronics Express","issn_l":"1349-2543","issn":["1349-2543","1349-9467"],"is_oa":true,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4320800604","host_organization_name":"Institute of Electronics, Information and Communication Engineers","host_organization_lineage":["https://openalex.org/P4320800604"],"host_organization_lineage_names":["Institute of Electronics, Information and Communication Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEICE Electronics Express","raw_type":"journal-article"}],"best_oa_location":{"id":"doi:10.1587/elex.22.20250219","is_oa":true,"landing_page_url":"https://doi.org/10.1587/elex.22.20250219","pdf_url":"https://www.jstage.jst.go.jp/article/elex/advpub/0/advpub_22.20250219/_pdf","source":{"id":"https://openalex.org/S207433681","display_name":"IEICE Electronics Express","issn_l":"1349-2543","issn":["1349-2543","1349-9467"],"is_oa":true,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4320800604","host_organization_name":"Institute of Electronics, Information and Communication Engineers","host_organization_lineage":["https://openalex.org/P4320800604"],"host_organization_lineage_names":["Institute of Electronics, Information and Communication Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEICE Electronics Express","raw_type":"journal-article"},"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":true,"grobid_xml":true},"content_urls":{"pdf":"https://content.openalex.org/works/W4410387397.pdf","grobid_xml":"https://content.openalex.org/works/W4410387397.grobid-xml"},"referenced_works_count":31,"referenced_works":["https://openalex.org/W2071208495","https://openalex.org/W2075096358","https://openalex.org/W2077874318","https://openalex.org/W2095319311","https://openalex.org/W2136254372","https://openalex.org/W2142789090","https://openalex.org/W2151460056","https://openalex.org/W2156404641","https://openalex.org/W2163581305","https://openalex.org/W2552949948","https://openalex.org/W2945185573","https://openalex.org/W3016212306","https://openalex.org/W3182263566","https://openalex.org/W3188178661","https://openalex.org/W3199884367","https://openalex.org/W3210638231","https://openalex.org/W4220660085","https://openalex.org/W4220980777","https://openalex.org/W4239970547","https://openalex.org/W4280633094","https://openalex.org/W4289109272","https://openalex.org/W4295791093","https://openalex.org/W4312121093","https://openalex.org/W4385627176","https://openalex.org/W4386707727","https://openalex.org/W4392719523","https://openalex.org/W4399458176","https://openalex.org/W4401030239","https://openalex.org/W4401990956","https://openalex.org/W4402710948","https://openalex.org/W4406138114"],"related_works":["https://openalex.org/W2290195868","https://openalex.org/W4285204597","https://openalex.org/W2584505417","https://openalex.org/W3193874149","https://openalex.org/W1555453305","https://openalex.org/W2987765027","https://openalex.org/W2140673013","https://openalex.org/W2352722396","https://openalex.org/W1575128990","https://openalex.org/W2155112318"],"abstract_inverted_index":{"This":[0,99],"paper":[1],"proposes":[2],"a":[3,34,56,75,95],"directory-based":[4],"hierarchical":[5],"cache":[6,31,45,87,103],"coherence":[7],"protocol":[8,16,52],"for":[9],"highly":[10],"scalable":[11],"Chiplet":[12],"architectures.":[13],"The":[14,50],"proposed":[15,51],"can":[17],"be":[18],"seamlessly":[19],"divided":[20],"into":[21],"two":[22],"independent":[23],"levels,":[24],"the":[25,29,38,43,80,84,106],"first":[26],"level":[27,40],"handling":[28],"inter-core":[30],"coherency":[32,46],"within":[33],"single":[35],"Die":[36],"while":[37],"second":[39],"dealing":[41],"with":[42],"intra-Die":[44],"across":[47],"multiple":[48],"Dies.":[49],"is":[53,111],"implemented":[54],"using":[55,74,94],"two-level":[57,76],"directory":[58,77,97],"structure":[59,78],"which":[60],"exhibits":[61],"superior":[62],"scalability":[63],"in":[64],"terms":[65],"of":[66,83],"storage":[67],"overhead.":[68],"Simulation":[69],"results":[70],"indicate":[71],"our":[72],"approach":[73,93],"reduces":[79],"miss":[81],"rate":[82],"shared":[85],"last-level":[86],"(LLC)":[88],"as":[89,105],"compared":[90],"to":[91],"conventional":[92],"single-level":[96],"structure.":[98],"reduction":[100],"enhances":[101],"overall":[102],"performance":[104],"average":[107],"memory":[108],"access":[109],"latency":[110],"reduced.":[112]},"counts_by_year":[{"year":2025,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}