{"id":"https://openalex.org/W4408755358","doi":"https://doi.org/10.1587/elex.22.20250097","title":"An analog front-end with high common-mode rejection ratio and high input impedance for single-lead ECG signal acquisition","display_name":"An analog front-end with high common-mode rejection ratio and high input impedance for single-lead ECG signal acquisition","publication_year":2025,"publication_date":"2025-03-23","ids":{"openalex":"https://openalex.org/W4408755358","doi":"https://doi.org/10.1587/elex.22.20250097"},"language":"en","primary_location":{"id":"doi:10.1587/elex.22.20250097","is_oa":true,"landing_page_url":"https://doi.org/10.1587/elex.22.20250097","pdf_url":"https://www.jstage.jst.go.jp/article/elex/22/10/22_22.20250097/_pdf","source":{"id":"https://openalex.org/S207433681","display_name":"IEICE Electronics Express","issn_l":"1349-2543","issn":["1349-2543","1349-9467"],"is_oa":true,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4320800604","host_organization_name":"Institute of Electronics, Information and Communication Engineers","host_organization_lineage":["https://openalex.org/P4320800604"],"host_organization_lineage_names":["Institute of Electronics, Information and Communication Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEICE Electronics Express","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"diamond","oa_url":"https://www.jstage.jst.go.jp/article/elex/22/10/22_22.20250097/_pdf","any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":null,"display_name":"Yuxiong Wen","orcid":null},"institutions":[{"id":"https://openalex.org/I149594827","display_name":"Xidian University","ror":"https://ror.org/05s92vm98","country_code":"CN","type":"education","lineage":["https://openalex.org/I149594827"]}],"countries":["CN"],"is_corresponding":true,"raw_author_name":"Yuxiong Wen","raw_affiliation_strings":["Faculty of Integrated Circuit, Xidian University"],"affiliations":[{"raw_affiliation_string":"Faculty of Integrated Circuit, Xidian University","institution_ids":["https://openalex.org/I149594827"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5002847528","display_name":"Weifeng Liu","orcid":"https://orcid.org/0000-0002-0408-1149"},"institutions":[{"id":"https://openalex.org/I149594827","display_name":"Xidian University","ror":"https://ror.org/05s92vm98","country_code":"CN","type":"education","lineage":["https://openalex.org/I149594827"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Weifeng Liu","raw_affiliation_strings":["Faculty of Integrated Circuit, Xidian University"],"affiliations":[{"raw_affiliation_string":"Faculty of Integrated Circuit, Xidian University","institution_ids":["https://openalex.org/I149594827"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100336608","display_name":"Wenbo Li","orcid":"https://orcid.org/0009-0001-0801-906X"},"institutions":[{"id":"https://openalex.org/I149594827","display_name":"Xidian University","ror":"https://ror.org/05s92vm98","country_code":"CN","type":"education","lineage":["https://openalex.org/I149594827"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Wenbo Li","raw_affiliation_strings":["Faculty of Integrated Circuit, Xidian University"],"affiliations":[{"raw_affiliation_string":"Faculty of Integrated Circuit, Xidian University","institution_ids":["https://openalex.org/I149594827"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5023828194","display_name":"Bowen Zheng","orcid":"https://orcid.org/0000-0002-7252-962X"},"institutions":[{"id":"https://openalex.org/I149594827","display_name":"Xidian University","ror":"https://ror.org/05s92vm98","country_code":"CN","type":"education","lineage":["https://openalex.org/I149594827"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Bowen Zheng","raw_affiliation_strings":["Faculty of Integrated Circuit, Xidian University"],"affiliations":[{"raw_affiliation_string":"Faculty of Integrated Circuit, Xidian University","institution_ids":["https://openalex.org/I149594827"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5061575771","display_name":"Dong Li","orcid":"https://orcid.org/0000-0002-9180-7402"},"institutions":[{"id":"https://openalex.org/I149594827","display_name":"Xidian University","ror":"https://ror.org/05s92vm98","country_code":"CN","type":"education","lineage":["https://openalex.org/I149594827"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Li Dong","raw_affiliation_strings":["Faculty of Integrated Circuit, Xidian University"],"affiliations":[{"raw_affiliation_string":"Faculty of Integrated Circuit, Xidian University","institution_ids":["https://openalex.org/I149594827"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5020283661","display_name":"Qingyang Feng","orcid":"https://orcid.org/0009-0005-3454-5206"},"institutions":[{"id":"https://openalex.org/I149594827","display_name":"Xidian University","ror":"https://ror.org/05s92vm98","country_code":"CN","type":"education","lineage":["https://openalex.org/I149594827"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Qingyang Feng","raw_affiliation_strings":["Faculty of Integrated Circuit, Xidian University"],"affiliations":[{"raw_affiliation_string":"Faculty of Integrated Circuit, Xidian University","institution_ids":["https://openalex.org/I149594827"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":6,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I149594827"],"apc_list":null,"apc_paid":null,"fwci":0.6113,"has_fulltext":true,"cited_by_count":1,"citation_normalized_percentile":{"value":0.64363523,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":96,"max":98},"biblio":{"volume":"22","issue":"10","first_page":"20250097","last_page":"20250097"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9879999756813049,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9879999756813049,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11601","display_name":"Neuroscience and Neural Engineering","score":0.9839000105857849,"subfield":{"id":"https://openalex.org/subfields/2804","display_name":"Cellular and Molecular Neuroscience"},"field":{"id":"https://openalex.org/fields/28","display_name":"Neuroscience"},"domain":{"id":"https://openalex.org/domains/1","display_name":"Life Sciences"}},{"id":"https://openalex.org/T11021","display_name":"ECG Monitoring and Analysis","score":0.978600025177002,"subfield":{"id":"https://openalex.org/subfields/2705","display_name":"Cardiology and Cardiovascular Medicine"},"field":{"id":"https://openalex.org/fields/27","display_name":"Medicine"},"domain":{"id":"https://openalex.org/domains/4","display_name":"Health Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/common-mode-rejection-ratio","display_name":"Common-mode rejection ratio","score":0.6789604425430298},{"id":"https://openalex.org/keywords/signal","display_name":"SIGNAL (programming language)","score":0.6187379360198975},{"id":"https://openalex.org/keywords/analog-front-end","display_name":"Analog front-end","score":0.6184172630310059},{"id":"https://openalex.org/keywords/lead","display_name":"Lead (geology)","score":0.6132435202598572},{"id":"https://openalex.org/keywords/front-and-back-ends","display_name":"Front and back ends","score":0.5715101957321167},{"id":"https://openalex.org/keywords/high-impedance","display_name":"High impedance","score":0.5595011115074158},{"id":"https://openalex.org/keywords/electrical-impedance","display_name":"Electrical impedance","score":0.5168586373329163},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.43041619658470154},{"id":"https://openalex.org/keywords/common-mode-signal","display_name":"Common-mode signal","score":0.41449469327926636},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.3578070402145386},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.318598210811615},{"id":"https://openalex.org/keywords/analog-signal","display_name":"Analog signal","score":0.30355677008628845},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.23744499683380127},{"id":"https://openalex.org/keywords/operational-amplifier","display_name":"Operational amplifier","score":0.14741691946983337},{"id":"https://openalex.org/keywords/digital-signal-processing","display_name":"Digital signal processing","score":0.1337030529975891},{"id":"https://openalex.org/keywords/amplifier","display_name":"Amplifier","score":0.05376341938972473}],"concepts":[{"id":"https://openalex.org/C102309569","wikidata":"https://www.wikidata.org/wiki/Q1244941","display_name":"Common-mode rejection ratio","level":5,"score":0.6789604425430298},{"id":"https://openalex.org/C2779843651","wikidata":"https://www.wikidata.org/wiki/Q7390335","display_name":"SIGNAL (programming language)","level":2,"score":0.6187379360198975},{"id":"https://openalex.org/C2778870119","wikidata":"https://www.wikidata.org/wiki/Q16002927","display_name":"Analog front-end","level":3,"score":0.6184172630310059},{"id":"https://openalex.org/C2777093003","wikidata":"https://www.wikidata.org/wiki/Q6508345","display_name":"Lead (geology)","level":2,"score":0.6132435202598572},{"id":"https://openalex.org/C53016008","wikidata":"https://www.wikidata.org/wiki/Q620167","display_name":"Front and back ends","level":2,"score":0.5715101957321167},{"id":"https://openalex.org/C174268685","wikidata":"https://www.wikidata.org/wiki/Q769127","display_name":"High impedance","level":3,"score":0.5595011115074158},{"id":"https://openalex.org/C17829176","wikidata":"https://www.wikidata.org/wiki/Q179043","display_name":"Electrical impedance","level":2,"score":0.5168586373329163},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.43041619658470154},{"id":"https://openalex.org/C189714311","wikidata":"https://www.wikidata.org/wiki/Q1530371","display_name":"Common-mode signal","level":4,"score":0.41449469327926636},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.3578070402145386},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.318598210811615},{"id":"https://openalex.org/C13412647","wikidata":"https://www.wikidata.org/wiki/Q174948","display_name":"Analog signal","level":3,"score":0.30355677008628845},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.23744499683380127},{"id":"https://openalex.org/C145366948","wikidata":"https://www.wikidata.org/wiki/Q178947","display_name":"Operational amplifier","level":4,"score":0.14741691946983337},{"id":"https://openalex.org/C84462506","wikidata":"https://www.wikidata.org/wiki/Q173142","display_name":"Digital signal processing","level":2,"score":0.1337030529975891},{"id":"https://openalex.org/C194257627","wikidata":"https://www.wikidata.org/wiki/Q211554","display_name":"Amplifier","level":3,"score":0.05376341938972473},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.0},{"id":"https://openalex.org/C114793014","wikidata":"https://www.wikidata.org/wiki/Q52109","display_name":"Geomorphology","level":1,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C127313418","wikidata":"https://www.wikidata.org/wiki/Q1069","display_name":"Geology","level":0,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1587/elex.22.20250097","is_oa":true,"landing_page_url":"https://doi.org/10.1587/elex.22.20250097","pdf_url":"https://www.jstage.jst.go.jp/article/elex/22/10/22_22.20250097/_pdf","source":{"id":"https://openalex.org/S207433681","display_name":"IEICE Electronics Express","issn_l":"1349-2543","issn":["1349-2543","1349-9467"],"is_oa":true,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4320800604","host_organization_name":"Institute of Electronics, Information and Communication Engineers","host_organization_lineage":["https://openalex.org/P4320800604"],"host_organization_lineage_names":["Institute of Electronics, Information and Communication Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEICE Electronics Express","raw_type":"journal-article"}],"best_oa_location":{"id":"doi:10.1587/elex.22.20250097","is_oa":true,"landing_page_url":"https://doi.org/10.1587/elex.22.20250097","pdf_url":"https://www.jstage.jst.go.jp/article/elex/22/10/22_22.20250097/_pdf","source":{"id":"https://openalex.org/S207433681","display_name":"IEICE Electronics Express","issn_l":"1349-2543","issn":["1349-2543","1349-9467"],"is_oa":true,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4320800604","host_organization_name":"Institute of Electronics, Information and Communication Engineers","host_organization_lineage":["https://openalex.org/P4320800604"],"host_organization_lineage_names":["Institute of Electronics, Information and Communication Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEICE Electronics Express","raw_type":"journal-article"},"sustainable_development_goals":[],"awards":[{"id":"https://openalex.org/G917803197","display_name":null,"funder_award_id":"82327810","funder_id":"https://openalex.org/F4320321001","funder_display_name":"National Natural Science Foundation of China"}],"funders":[{"id":"https://openalex.org/F4320321001","display_name":"National Natural Science Foundation of China","ror":"https://ror.org/01h0zpd94"}],"has_content":{"pdf":true,"grobid_xml":true},"content_urls":{"pdf":"https://content.openalex.org/works/W4408755358.pdf","grobid_xml":"https://content.openalex.org/works/W4408755358.grobid-xml"},"referenced_works_count":29,"referenced_works":["https://openalex.org/W1965291684","https://openalex.org/W1986268159","https://openalex.org/W2025539904","https://openalex.org/W2027087041","https://openalex.org/W2126390573","https://openalex.org/W2152776190","https://openalex.org/W2162800060","https://openalex.org/W2211705316","https://openalex.org/W2396217863","https://openalex.org/W2621148739","https://openalex.org/W2771754881","https://openalex.org/W2805007705","https://openalex.org/W2897034430","https://openalex.org/W2897861490","https://openalex.org/W2921055133","https://openalex.org/W2942564193","https://openalex.org/W2955273392","https://openalex.org/W2979432576","https://openalex.org/W2995977659","https://openalex.org/W3014259670","https://openalex.org/W3041789392","https://openalex.org/W3108076547","https://openalex.org/W3132706883","https://openalex.org/W3200583244","https://openalex.org/W4309263313","https://openalex.org/W4310502288","https://openalex.org/W4376130862","https://openalex.org/W4383747378","https://openalex.org/W4403127805"],"related_works":["https://openalex.org/W1529471020","https://openalex.org/W3016853352","https://openalex.org/W2901068794","https://openalex.org/W2106859418","https://openalex.org/W2138546878","https://openalex.org/W2107565757","https://openalex.org/W2059815790","https://openalex.org/W2439880471","https://openalex.org/W3134746481","https://openalex.org/W2296106309"],"abstract_inverted_index":{"This":[0],"paper":[1],"proposes":[2],"an":[3,22,41,48,61],"analog":[4],"front-end":[5],"circuit":[6,20,70],"applicable":[7],"to":[8,57],"single-lead":[9],"ECG":[10,49],"signal":[11,50],"acquisition":[12],"based":[13],"on":[14],"a":[15,30,77],"0.18":[16],"um":[17],"process.":[18],"The":[19,69],"employs":[21],"AC":[23],"capacitive":[24],"coupling":[25],"instrument":[26],"amplifier":[27],"(ACIA)":[28],"with":[29],"DC":[31],"servo":[32],"loop,":[33],"significantly":[34],"improving":[35],"input":[36,42,62,74],"impedance.":[37],"Simulation":[38],"results":[39],"indicate":[40],"reference":[43],"noise":[44,75],"of":[45,54,64,82],"8.538":[46],"uVrms,":[47],"voltage":[51],"amplification":[52],"factor":[53],"30":[55],"V/V":[56],"240":[58],"V/V,":[59],"and":[60,76],"impedance":[63],"4.59":[65],"G\u03a9":[66],"@15":[67],"Hz.":[68],"also":[71],"features":[72],"low":[73],"high":[78],"common-mode":[79],"rejection":[80],"ratio":[81],"114":[83],"dB.":[84]},"counts_by_year":[{"year":2026,"cited_by_count":1}],"updated_date":"2026-04-21T08:09:41.155169","created_date":"2025-10-10T00:00:00"}