{"id":"https://openalex.org/W4391213464","doi":"https://doi.org/10.1587/elex.21.20230587","title":"Design of memristor-based combinational logic circuits","display_name":"Design of memristor-based combinational logic circuits","publication_year":2024,"publication_date":"2024-01-25","ids":{"openalex":"https://openalex.org/W4391213464","doi":"https://doi.org/10.1587/elex.21.20230587"},"language":"en","primary_location":{"id":"doi:10.1587/elex.21.20230587","is_oa":true,"landing_page_url":"http://dx.doi.org/10.1587/elex.21.20230587","pdf_url":"https://www.jstage.jst.go.jp/article/elex/21/3/21_21.20230587/_pdf","source":{"id":"https://openalex.org/S207433681","display_name":"IEICE Electronics Express","issn_l":"1349-2543","issn":["1349-2543","1349-9467"],"is_oa":true,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4320800604","host_organization_name":"Institute of Electronics, Information and Communication Engineers","host_organization_lineage":["https://openalex.org/P4320800604"],"host_organization_lineage_names":["Institute of Electronics, Information and Communication Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEICE Electronics Express","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"diamond","oa_url":"https://www.jstage.jst.go.jp/article/elex/21/3/21_21.20230587/_pdf","any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5107092399","display_name":"Zeheng Tao","orcid":null},"institutions":[{"id":"https://openalex.org/I41198531","display_name":"Nanjing University of Posts and Telecommunications","ror":"https://ror.org/043bpky34","country_code":"CN","type":"education","lineage":["https://openalex.org/I41198531"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Zeheng Tao","raw_affiliation_strings":["Nanjing University of Posts and Telecommunications"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Nanjing University of Posts and Telecommunications","institution_ids":["https://openalex.org/I41198531"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100435771","display_name":"Lei Wang","orcid":"https://orcid.org/0000-0001-7266-148X"},"institutions":[{"id":"https://openalex.org/I41198531","display_name":"Nanjing University of Posts and Telecommunications","ror":"https://ror.org/043bpky34","country_code":"CN","type":"education","lineage":["https://openalex.org/I41198531"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Lei Wang","raw_affiliation_strings":["Nanjing University of Posts and Telecommunications"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Nanjing University of Posts and Telecommunications","institution_ids":["https://openalex.org/I41198531"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100811007","display_name":"Chuanyang Sun","orcid":null},"institutions":[{"id":"https://openalex.org/I41198531","display_name":"Nanjing University of Posts and Telecommunications","ror":"https://ror.org/043bpky34","country_code":"CN","type":"education","lineage":["https://openalex.org/I41198531"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Chuanyang Sun","raw_affiliation_strings":["Nanjing University of Posts and Telecommunications"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Nanjing University of Posts and Telecommunications","institution_ids":["https://openalex.org/I41198531"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5066184687","display_name":"Xiang Wan","orcid":"https://orcid.org/0000-0001-6085-0603"},"institutions":[{"id":"https://openalex.org/I41198531","display_name":"Nanjing University of Posts and Telecommunications","ror":"https://ror.org/043bpky34","country_code":"CN","type":"education","lineage":["https://openalex.org/I41198531"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Xiang Wan","raw_affiliation_strings":["Nanjing University of Posts and Telecommunications"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Nanjing University of Posts and Telecommunications","institution_ids":["https://openalex.org/I41198531"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100324659","display_name":"Xiaoyan Liu","orcid":"https://orcid.org/0000-0003-2408-0108"},"institutions":[{"id":"https://openalex.org/I41198531","display_name":"Nanjing University of Posts and Telecommunications","ror":"https://ror.org/043bpky34","country_code":"CN","type":"education","lineage":["https://openalex.org/I41198531"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Xiaoyan Liu","raw_affiliation_strings":["Nanjing University of Posts and Telecommunications"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Nanjing University of Posts and Telecommunications","institution_ids":["https://openalex.org/I41198531"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5062180403","display_name":"Zhikuang Cai","orcid":"https://orcid.org/0000-0002-0264-3849"},"institutions":[{"id":"https://openalex.org/I41198531","display_name":"Nanjing University of Posts and Telecommunications","ror":"https://ror.org/043bpky34","country_code":"CN","type":"education","lineage":["https://openalex.org/I41198531"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Zhikuang Cai","raw_affiliation_strings":["Nanjing University of Posts and Telecommunications"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Nanjing University of Posts and Telecommunications","institution_ids":["https://openalex.org/I41198531"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5069221620","display_name":"Xiaojuan Lian","orcid":"https://orcid.org/0000-0001-6390-6553"},"institutions":[{"id":"https://openalex.org/I41198531","display_name":"Nanjing University of Posts and Telecommunications","ror":"https://ror.org/043bpky34","country_code":"CN","type":"education","lineage":["https://openalex.org/I41198531"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Xiaojuan Lian","raw_affiliation_strings":["Nanjing University of Posts and Telecommunications"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Nanjing University of Posts and Telecommunications","institution_ids":["https://openalex.org/I41198531"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":7,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.3712,"has_fulltext":true,"cited_by_count":2,"citation_normalized_percentile":{"value":0.55895324,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":95},"biblio":{"volume":"21","issue":"3","first_page":"20230587","last_page":"20230587"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12808","display_name":"Ferroelectric and Negative Capacitance Devices","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9990000128746033,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/memristor","display_name":"Memristor","score":0.7909177541732788},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.584042489528656},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.5799053311347961},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5680503249168396},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.526934027671814},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.4839961528778076},{"id":"https://openalex.org/keywords/memistor","display_name":"Memistor","score":0.44023212790489197},{"id":"https://openalex.org/keywords/pass-transistor-logic","display_name":"Pass transistor logic","score":0.41356897354125977},{"id":"https://openalex.org/keywords/digital-electronics","display_name":"Digital electronics","score":0.2858607769012451},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.2600419223308563},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.19259393215179443},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.19199416041374207},{"id":"https://openalex.org/keywords/resistive-random-access-memory","display_name":"Resistive random-access memory","score":0.11883404850959778},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.09020599722862244}],"concepts":[{"id":"https://openalex.org/C150072547","wikidata":"https://www.wikidata.org/wiki/Q212923","display_name":"Memristor","level":2,"score":0.7909177541732788},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.584042489528656},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.5799053311347961},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5680503249168396},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.526934027671814},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.4839961528778076},{"id":"https://openalex.org/C1895703","wikidata":"https://www.wikidata.org/wiki/Q6034938","display_name":"Memistor","level":4,"score":0.44023212790489197},{"id":"https://openalex.org/C198521697","wikidata":"https://www.wikidata.org/wiki/Q7142438","display_name":"Pass transistor logic","level":4,"score":0.41356897354125977},{"id":"https://openalex.org/C81843906","wikidata":"https://www.wikidata.org/wiki/Q173156","display_name":"Digital electronics","level":3,"score":0.2858607769012451},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.2600419223308563},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.19259393215179443},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.19199416041374207},{"id":"https://openalex.org/C182019814","wikidata":"https://www.wikidata.org/wiki/Q1143830","display_name":"Resistive random-access memory","level":3,"score":0.11883404850959778},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.09020599722862244}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1587/elex.21.20230587","is_oa":true,"landing_page_url":"http://dx.doi.org/10.1587/elex.21.20230587","pdf_url":"https://www.jstage.jst.go.jp/article/elex/21/3/21_21.20230587/_pdf","source":{"id":"https://openalex.org/S207433681","display_name":"IEICE Electronics Express","issn_l":"1349-2543","issn":["1349-2543","1349-9467"],"is_oa":true,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4320800604","host_organization_name":"Institute of Electronics, Information and Communication Engineers","host_organization_lineage":["https://openalex.org/P4320800604"],"host_organization_lineage_names":["Institute of Electronics, Information and Communication Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEICE Electronics Express","raw_type":"journal-article"}],"best_oa_location":{"id":"doi:10.1587/elex.21.20230587","is_oa":true,"landing_page_url":"http://dx.doi.org/10.1587/elex.21.20230587","pdf_url":"https://www.jstage.jst.go.jp/article/elex/21/3/21_21.20230587/_pdf","source":{"id":"https://openalex.org/S207433681","display_name":"IEICE Electronics Express","issn_l":"1349-2543","issn":["1349-2543","1349-9467"],"is_oa":true,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4320800604","host_organization_name":"Institute of Electronics, Information and Communication Engineers","host_organization_lineage":["https://openalex.org/P4320800604"],"host_organization_lineage_names":["Institute of Electronics, Information and Communication Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEICE Electronics Express","raw_type":"journal-article"},"sustainable_development_goals":[{"score":0.8100000023841858,"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7"}],"awards":[{"id":"https://openalex.org/G1577085405","display_name":null,"funder_award_id":"62371256","funder_id":"https://openalex.org/F4320321001","funder_display_name":"National Natural Science Foundation of China"},{"id":"https://openalex.org/G1776775633","display_name":null,"funder_award_id":"KFJJ20170101","funder_id":"https://openalex.org/F4320323268","funder_display_name":"Nanjing University of Posts and Telecommunications"},{"id":"https://openalex.org/G2437076374","display_name":null,"funder_award_id":"NY218110","funder_id":"https://openalex.org/F4320323268","funder_display_name":"Nanjing University of Posts and Telecommunications"},{"id":"https://openalex.org/G5293076250","display_name":null,"funder_award_id":"61974073","funder_id":"https://openalex.org/F4320321001","funder_display_name":"National Natural Science Foundation of China"},{"id":"https://openalex.org/G8088281196","display_name":"\u57fa\u4e8e\u786b\u7cfb\u5316\u5408\u7269\u7684\u65b0\u578b\u591a\u8f93\u5165\u76f8\u53d8\u903b\u8f91\u95e8\u7684\u7406\u8bba\u6a21\u578b\u548c\u5668\u4ef6\u5236\u5907\u7814\u7a76","funder_award_id":"61964012","funder_id":"https://openalex.org/F4320321001","funder_display_name":"National Natural Science Foundation of China"},{"id":"https://openalex.org/G8270249981","display_name":null,"funder_award_id":"NY217116","funder_id":"https://openalex.org/F4320323268","funder_display_name":"Nanjing University of Posts and Telecommunications"},{"id":"https://openalex.org/G8750436974","display_name":null,"funder_award_id":"U22B2024","funder_id":"https://openalex.org/F4320321001","funder_display_name":"National Natural Science Foundation of China"}],"funders":[{"id":"https://openalex.org/F4320321001","display_name":"National Natural Science Foundation of China","ror":"https://ror.org/01h0zpd94"},{"id":"https://openalex.org/F4320321605","display_name":"Government of Jiangsu Province","ror":"https://ror.org/004svx814"},{"id":"https://openalex.org/F4320323268","display_name":"Nanjing University of Posts and Telecommunications","ror":"https://ror.org/043bpky34"},{"id":"https://openalex.org/F4320324852","display_name":"Nanjing University","ror":"https://ror.org/01rxvg760"}],"has_content":{"grobid_xml":true,"pdf":true},"content_urls":{"pdf":"https://content.openalex.org/works/W4391213464.pdf","grobid_xml":"https://content.openalex.org/works/W4391213464.grobid-xml"},"referenced_works_count":33,"referenced_works":["https://openalex.org/W1578783943","https://openalex.org/W1986273360","https://openalex.org/W1988301562","https://openalex.org/W2004782555","https://openalex.org/W2008901850","https://openalex.org/W2027588714","https://openalex.org/W2045009304","https://openalex.org/W2082196960","https://openalex.org/W2112181056","https://openalex.org/W2157511600","https://openalex.org/W2162651880","https://openalex.org/W2325767971","https://openalex.org/W2545225377","https://openalex.org/W2546026566","https://openalex.org/W2609475332","https://openalex.org/W2620867647","https://openalex.org/W2737711638","https://openalex.org/W2765894485","https://openalex.org/W2884644622","https://openalex.org/W2918759306","https://openalex.org/W2979919890","https://openalex.org/W2983586298","https://openalex.org/W3008135913","https://openalex.org/W3012143325","https://openalex.org/W3033476977","https://openalex.org/W3038129536","https://openalex.org/W3082899001","https://openalex.org/W3137116156","https://openalex.org/W3159081599","https://openalex.org/W4213364574","https://openalex.org/W4297094419","https://openalex.org/W4297253940","https://openalex.org/W4297322426"],"related_works":["https://openalex.org/W3170109256","https://openalex.org/W2185262500","https://openalex.org/W1543954628","https://openalex.org/W4251693286","https://openalex.org/W4385367273","https://openalex.org/W2780290013","https://openalex.org/W2797315502","https://openalex.org/W2163054919","https://openalex.org/W1900707063","https://openalex.org/W2170979950"],"abstract_inverted_index":{"The":[0,178],"traditional":[1,41],"complementary":[2],"metal":[3],"oxide":[4],"semiconductor":[5,20],"(CMOS)":[6],"process":[7],"technology":[8],"is":[9,60,86,117,188],"approaching":[10],"its":[11],"limits":[12],"due":[13],"to":[14,106,138,160,172,200],"the":[15,58,64,68,71,89,96,113,122,132,149,182],"continuous":[16],"shrinking":[17],"of":[18,50,63,83,88,112,126,135,151,193],"current":[19],"processes,":[21],"which":[22,85,116,156],"has":[23],"implications":[24],"for":[25,66],"all":[26],"aspects":[27,36],"including":[28],"device":[29,51],"size,":[30],"performance,":[31],"power":[32,194],"consumption,":[33],"etc.":[34],"These":[35],"also":[37],"create":[38],"bottlenecks":[39],"in":[40,70,118,185,191],"Von":[42],"Neumann":[43],"computing":[44,54],"architecture.":[45],"As":[46],"a":[47,80,108,143,174],"new":[48,144],"type":[49],"that":[52,181],"integrates":[53],"and":[55,102,141,196],"storage":[56],"functions,":[57],"memristor":[59,137,152],"thus":[61],"one":[62,87],"candidates":[65],"breaking":[67],"mold":[69],"post-Moore":[72],"era.":[73],"Here,":[74],"we":[75,94,130,166],"study":[76],"TaOx-based":[77],"memristors":[78,91],"from":[79],"simulation":[81],"point":[82,98],"view,":[84],"best-performing":[90],"available.":[92],"Firstly,":[93],"combine":[95],"quantum":[97],"contact":[99],"(QPC)":[100],"model":[101,111,134],"thermal":[103],"dissolution":[104],"mechanism":[105],"build":[107],"compact":[109,133],"Verilog-A":[110],"TaOx":[114,127,136],"memristor,":[115],"good":[119],"agreement":[120],"with":[121],"experimental":[123],"characterization":[124],"data":[125],"devices.":[128],"Then,":[129],"apply":[131],"logic":[139,154,163,170],"circuits,":[140],"construct":[142,173],"XOR":[145],"gate":[146],"based":[147],"on":[148],"principle":[150],"ratio":[153],"(MRL),":[155],"can":[157],"be":[158],"used":[159],"cascade":[161],"multiple":[162],"gates.":[164],"Furthermore,":[165],"extend":[167],"these":[168],"simple":[169],"gates":[171],"1-bit":[175],"full":[176],"adder.":[177],"results":[179],"show":[180],"circuit":[183],"described":[184],"this":[186],"work":[187],"much":[189],"improved":[190],"terms":[192],"consumption":[195],"integration":[197],"density":[198],"compared":[199],"conventional":[201],"CMOS":[202],"circuits.":[203]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2024,"cited_by_count":1}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}