{"id":"https://openalex.org/W4313395653","doi":"https://doi.org/10.1587/elex.19.20220440","title":"Adaptive image recognition circuit based on CMOS-based memristor","display_name":"Adaptive image recognition circuit based on CMOS-based memristor","publication_year":2022,"publication_date":"2022-10-31","ids":{"openalex":"https://openalex.org/W4313395653","doi":"https://doi.org/10.1587/elex.19.20220440"},"language":"en","primary_location":{"id":"doi:10.1587/elex.19.20220440","is_oa":true,"landing_page_url":"https://doi.org/10.1587/elex.19.20220440","pdf_url":null,"source":{"id":"https://openalex.org/S207433681","display_name":"IEICE Electronics Express","issn_l":"1349-2543","issn":["1349-2543","1349-9467"],"is_oa":true,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4320800604","host_organization_name":"Institute of Electronics, Information and Communication Engineers","host_organization_lineage":["https://openalex.org/P4320800604"],"host_organization_lineage_names":["Institute of Electronics, Information and Communication Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEICE Electronics Express","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"diamond","oa_url":"https://doi.org/10.1587/elex.19.20220440","any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5057886296","display_name":"Sheng Xie","orcid":"https://orcid.org/0000-0003-0754-4134"},"institutions":[{"id":"https://openalex.org/I162868743","display_name":"Tianjin University","ror":"https://ror.org/012tb2g32","country_code":"CN","type":"education","lineage":["https://openalex.org/I162868743"]}],"countries":["CN"],"is_corresponding":true,"raw_author_name":"Sheng Xie","raw_affiliation_strings":["Tianjin Key Laboratory of Imaging and Sensing Microelectronic Technology, School of Micrioelectronics, Tianjin University"],"affiliations":[{"raw_affiliation_string":"Tianjin Key Laboratory of Imaging and Sensing Microelectronic Technology, School of Micrioelectronics, Tianjin University","institution_ids":["https://openalex.org/I162868743"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5023794426","display_name":"Jinhao Gong","orcid":null},"institutions":[{"id":"https://openalex.org/I162868743","display_name":"Tianjin University","ror":"https://ror.org/012tb2g32","country_code":"CN","type":"education","lineage":["https://openalex.org/I162868743"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Jinhao Gong","raw_affiliation_strings":["Tianjin Key Laboratory of Imaging and Sensing Microelectronic Technology, School of Micrioelectronics, Tianjin University"],"affiliations":[{"raw_affiliation_string":"Tianjin Key Laboratory of Imaging and Sensing Microelectronic Technology, School of Micrioelectronics, Tianjin University","institution_ids":["https://openalex.org/I162868743"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5030290617","display_name":"Xurui Mao","orcid":null},"institutions":[{"id":"https://openalex.org/I4210149211","display_name":"Institute of Semiconductors","ror":"https://ror.org/048dd0611","country_code":"CN","type":"facility","lineage":["https://openalex.org/I19820366","https://openalex.org/I4210149211"]},{"id":"https://openalex.org/I84653119","display_name":"Academia Sinica","ror":"https://ror.org/05bxb3784","country_code":"TW","type":"facility","lineage":["https://openalex.org/I84653119"]}],"countries":["CN","TW"],"is_corresponding":false,"raw_author_name":"Xurui Mao","raw_affiliation_strings":["Institute of Semiconductors, Chinese Academy of Science"],"affiliations":[{"raw_affiliation_string":"Institute of Semiconductors, Chinese Academy of Science","institution_ids":["https://openalex.org/I4210149211","https://openalex.org/I84653119"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5057886296"],"corresponding_institution_ids":["https://openalex.org/I162868743"],"apc_list":null,"apc_paid":null,"fwci":0.183,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.49382342,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":95},"biblio":{"volume":"19","issue":"24","first_page":"20220440","last_page":"20220440"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11992","display_name":"CCD and CMOS Imaging Sensors","score":0.9943000078201294,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11601","display_name":"Neuroscience and Neural Engineering","score":0.9839000105857849,"subfield":{"id":"https://openalex.org/subfields/2804","display_name":"Cellular and Molecular Neuroscience"},"field":{"id":"https://openalex.org/fields/28","display_name":"Neuroscience"},"domain":{"id":"https://openalex.org/domains/1","display_name":"Life Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/memristor","display_name":"Memristor","score":0.8994506597518921},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.7309578657150269},{"id":"https://openalex.org/keywords/memistor","display_name":"Memistor","score":0.6564232110977173},{"id":"https://openalex.org/keywords/bottleneck","display_name":"Bottleneck","score":0.638023853302002},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5988641977310181},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5299830436706543},{"id":"https://openalex.org/keywords/artificial-neural-network","display_name":"Artificial neural network","score":0.46999868750572205},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.45064717531204224},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.4294237792491913},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.372528612613678},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.25313588976860046},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.24753543734550476},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.21981504559516907},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.18901491165161133},{"id":"https://openalex.org/keywords/resistive-random-access-memory","display_name":"Resistive random-access memory","score":0.15422940254211426}],"concepts":[{"id":"https://openalex.org/C150072547","wikidata":"https://www.wikidata.org/wiki/Q212923","display_name":"Memristor","level":2,"score":0.8994506597518921},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.7309578657150269},{"id":"https://openalex.org/C1895703","wikidata":"https://www.wikidata.org/wiki/Q6034938","display_name":"Memistor","level":4,"score":0.6564232110977173},{"id":"https://openalex.org/C2780513914","wikidata":"https://www.wikidata.org/wiki/Q18210350","display_name":"Bottleneck","level":2,"score":0.638023853302002},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5988641977310181},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5299830436706543},{"id":"https://openalex.org/C50644808","wikidata":"https://www.wikidata.org/wiki/Q192776","display_name":"Artificial neural network","level":2,"score":0.46999868750572205},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.45064717531204224},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.4294237792491913},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.372528612613678},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.25313588976860046},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.24753543734550476},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.21981504559516907},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.18901491165161133},{"id":"https://openalex.org/C182019814","wikidata":"https://www.wikidata.org/wiki/Q1143830","display_name":"Resistive random-access memory","level":3,"score":0.15422940254211426},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1587/elex.19.20220440","is_oa":true,"landing_page_url":"https://doi.org/10.1587/elex.19.20220440","pdf_url":null,"source":{"id":"https://openalex.org/S207433681","display_name":"IEICE Electronics Express","issn_l":"1349-2543","issn":["1349-2543","1349-9467"],"is_oa":true,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4320800604","host_organization_name":"Institute of Electronics, Information and Communication Engineers","host_organization_lineage":["https://openalex.org/P4320800604"],"host_organization_lineage_names":["Institute of Electronics, Information and Communication Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEICE Electronics Express","raw_type":"journal-article"}],"best_oa_location":{"id":"doi:10.1587/elex.19.20220440","is_oa":true,"landing_page_url":"https://doi.org/10.1587/elex.19.20220440","pdf_url":null,"source":{"id":"https://openalex.org/S207433681","display_name":"IEICE Electronics Express","issn_l":"1349-2543","issn":["1349-2543","1349-9467"],"is_oa":true,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4320800604","host_organization_name":"Institute of Electronics, Information and Communication Engineers","host_organization_lineage":["https://openalex.org/P4320800604"],"host_organization_lineage_names":["Institute of Electronics, Information and Communication Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEICE Electronics Express","raw_type":"journal-article"},"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":30,"referenced_works":["https://openalex.org/W1542981317","https://openalex.org/W1985487993","https://openalex.org/W1987759131","https://openalex.org/W2014990560","https://openalex.org/W2025519935","https://openalex.org/W2033391449","https://openalex.org/W2047552062","https://openalex.org/W2072965860","https://openalex.org/W2078765251","https://openalex.org/W2109546112","https://openalex.org/W2112166600","https://openalex.org/W2155954834","https://openalex.org/W2160142098","https://openalex.org/W2266253722","https://openalex.org/W2284093965","https://openalex.org/W2331437931","https://openalex.org/W2591029953","https://openalex.org/W2599105371","https://openalex.org/W2610452982","https://openalex.org/W2613205562","https://openalex.org/W2743001015","https://openalex.org/W2791627263","https://openalex.org/W2796030304","https://openalex.org/W2888525106","https://openalex.org/W2909896765","https://openalex.org/W2912246406","https://openalex.org/W2992817139","https://openalex.org/W3014256346","https://openalex.org/W3031378360","https://openalex.org/W3114847385"],"related_works":["https://openalex.org/W2323645878","https://openalex.org/W1551195854","https://openalex.org/W4385333963","https://openalex.org/W1987442704","https://openalex.org/W3114847385","https://openalex.org/W2336464289","https://openalex.org/W3007832176","https://openalex.org/W4386159386","https://openalex.org/W2803640254","https://openalex.org/W4300714671"],"abstract_inverted_index":{"Inspired":[0],"by":[1],"the":[2,75,86,99,119],"idea":[3],"of":[4,35,77,93,101,121],"memristor":[5,39,109],"designed":[6],"in":[7,118],"standard":[8,130],"CMOS":[9,16,108,131],"process":[10],"and":[11,41,43,48,83,88,96,104,110],"based":[12],"on":[13],"TSMC":[14],"0.18\u00b5m":[15],"process,":[17],"an":[18,27],"analytical":[19],"model":[20],"describing":[21],"memristive":[22],"characteristics":[23],"was":[24,46,49],"presented.":[25],"Then":[26],"adaptive":[28,111],"image":[29,63,71,112,122],"recognition":[30,72,113,123],"hardware":[31],"neural":[32],"network":[33],"consisting":[34],"input":[36,62],"neuron,":[37],"CMOS-based":[38],"array":[40],"operation":[42],"feedback":[44],"neurons,":[45],"proposed":[47,107],"implemented":[50],"using":[51],"analog":[52],"circuit.":[53],"The":[54,65],"synaptic":[55],"weights":[56],"are":[57],"adaptivevly":[58],"modified":[59],"according":[60],"to":[61,125],"signal.":[64],"simulation":[66],"results":[67],"indicated":[68],"that":[69],"our":[70],"circuit":[73,103,114],"overcame":[74],"bottleneck":[76],"conventional":[78],"von":[79],"Neumann":[80],"computing":[81],"architecture,":[82],"successfully":[84],"completed":[85],"training":[87],"recognizing":[89],"for":[90],"letter":[91],"images":[92],"z,":[94],"v":[95],"n":[97],"without":[98],"assistance":[100],"digital":[102],"software.":[105],"Our":[106],"have":[115],"great":[116],"application":[117],"field":[120],"due":[124],"its":[126],"good":[127],"compatibility":[128],"with":[129],"technology.":[132]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2023,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}