{"id":"https://openalex.org/W4293652771","doi":"https://doi.org/10.1587/elex.19.20220348","title":"A 0.7V 1.6mW fractional-N synthesizers for BLE RF transceiver in 40nm CMOS","display_name":"A 0.7V 1.6mW fractional-N synthesizers for BLE RF transceiver in 40nm CMOS","publication_year":2022,"publication_date":"2022-08-28","ids":{"openalex":"https://openalex.org/W4293652771","doi":"https://doi.org/10.1587/elex.19.20220348"},"language":"en","primary_location":{"id":"doi:10.1587/elex.19.20220348","is_oa":true,"landing_page_url":"https://doi.org/10.1587/elex.19.20220348","pdf_url":"https://www.jstage.jst.go.jp/article/elex/19/19/19_19.20220348/_pdf","source":{"id":"https://openalex.org/S207433681","display_name":"IEICE Electronics Express","issn_l":"1349-2543","issn":["1349-2543","1349-9467"],"is_oa":true,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4320800604","host_organization_name":"Institute of Electronics, Information and Communication Engineers","host_organization_lineage":["https://openalex.org/P4320800604"],"host_organization_lineage_names":["Institute of Electronics, Information and Communication Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEICE Electronics Express","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"diamond","oa_url":"https://www.jstage.jst.go.jp/article/elex/19/19/19_19.20220348/_pdf","any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5101781062","display_name":"Chenfeng Li","orcid":"https://orcid.org/0000-0003-4050-576X"},"institutions":[{"id":"https://openalex.org/I4210090971","display_name":"Southeast University","ror":"https://ror.org/00cf0ab87","country_code":"BD","type":"education","lineage":["https://openalex.org/I4210090971"]}],"countries":["BD"],"is_corresponding":true,"raw_author_name":"Chenfeng Li","raw_affiliation_strings":["National ASIC Center, Southeast University","School of Electronic Science & Engineering, Southeast University"],"affiliations":[{"raw_affiliation_string":"National ASIC Center, Southeast University","institution_ids":["https://openalex.org/I4210090971"]},{"raw_affiliation_string":"School of Electronic Science & Engineering, Southeast University","institution_ids":["https://openalex.org/I4210090971"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100408346","display_name":"Chao Chen","orcid":"https://orcid.org/0000-0002-3084-2255"},"institutions":[{"id":"https://openalex.org/I4210090971","display_name":"Southeast University","ror":"https://ror.org/00cf0ab87","country_code":"BD","type":"education","lineage":["https://openalex.org/I4210090971"]}],"countries":["BD"],"is_corresponding":false,"raw_author_name":"Chao Chen","raw_affiliation_strings":["National ASIC Center, Southeast University","School of Electronic Science & Engineering, Southeast University"],"affiliations":[{"raw_affiliation_string":"National ASIC Center, Southeast University","institution_ids":["https://openalex.org/I4210090971"]},{"raw_affiliation_string":"School of Electronic Science & Engineering, Southeast University","institution_ids":["https://openalex.org/I4210090971"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5067041483","display_name":"Xiao\u2010Dong Su","orcid":"https://orcid.org/0000-0001-6948-2317"},"institutions":[{"id":"https://openalex.org/I4210090971","display_name":"Southeast University","ror":"https://ror.org/00cf0ab87","country_code":"BD","type":"education","lineage":["https://openalex.org/I4210090971"]}],"countries":["BD"],"is_corresponding":false,"raw_author_name":"Xiaodong Su","raw_affiliation_strings":["National ASIC Center, Southeast University","School of Electronic Science & Engineering, Southeast University"],"affiliations":[{"raw_affiliation_string":"National ASIC Center, Southeast University","institution_ids":["https://openalex.org/I4210090971"]},{"raw_affiliation_string":"School of Electronic Science & Engineering, Southeast University","institution_ids":["https://openalex.org/I4210090971"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5101781062"],"corresponding_institution_ids":["https://openalex.org/I4210090971"],"apc_list":null,"apc_paid":null,"fwci":0.1847,"has_fulltext":true,"cited_by_count":3,"citation_normalized_percentile":{"value":0.48021661,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":98},"biblio":{"volume":"19","issue":"19","first_page":"20220348","last_page":"20220348"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10187","display_name":"Radio Frequency Integrated Circuit Design","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.6754759550094604},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.5835498571395874},{"id":"https://openalex.org/keywords/frequency-divider","display_name":"Frequency divider","score":0.527884840965271},{"id":"https://openalex.org/keywords/phase-locked-loop","display_name":"Phase-locked loop","score":0.5188825726509094},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.4456704258918762},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.442050963640213},{"id":"https://openalex.org/keywords/amplifier","display_name":"Amplifier","score":0.430486798286438},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.4297909140586853},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.4042768180370331},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.23681670427322388},{"id":"https://openalex.org/keywords/phase-noise","display_name":"Phase noise","score":0.22820302844047546}],"concepts":[{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.6754759550094604},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.5835498571395874},{"id":"https://openalex.org/C74982907","wikidata":"https://www.wikidata.org/wiki/Q1455624","display_name":"Frequency divider","level":3,"score":0.527884840965271},{"id":"https://openalex.org/C12707504","wikidata":"https://www.wikidata.org/wiki/Q52637","display_name":"Phase-locked loop","level":3,"score":0.5188825726509094},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.4456704258918762},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.442050963640213},{"id":"https://openalex.org/C194257627","wikidata":"https://www.wikidata.org/wiki/Q211554","display_name":"Amplifier","level":3,"score":0.430486798286438},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.4297909140586853},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4042768180370331},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.23681670427322388},{"id":"https://openalex.org/C89631360","wikidata":"https://www.wikidata.org/wiki/Q1428766","display_name":"Phase noise","level":2,"score":0.22820302844047546},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1587/elex.19.20220348","is_oa":true,"landing_page_url":"https://doi.org/10.1587/elex.19.20220348","pdf_url":"https://www.jstage.jst.go.jp/article/elex/19/19/19_19.20220348/_pdf","source":{"id":"https://openalex.org/S207433681","display_name":"IEICE Electronics Express","issn_l":"1349-2543","issn":["1349-2543","1349-9467"],"is_oa":true,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4320800604","host_organization_name":"Institute of Electronics, Information and Communication Engineers","host_organization_lineage":["https://openalex.org/P4320800604"],"host_organization_lineage_names":["Institute of Electronics, Information and Communication Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEICE Electronics Express","raw_type":"journal-article"}],"best_oa_location":{"id":"doi:10.1587/elex.19.20220348","is_oa":true,"landing_page_url":"https://doi.org/10.1587/elex.19.20220348","pdf_url":"https://www.jstage.jst.go.jp/article/elex/19/19/19_19.20220348/_pdf","source":{"id":"https://openalex.org/S207433681","display_name":"IEICE Electronics Express","issn_l":"1349-2543","issn":["1349-2543","1349-9467"],"is_oa":true,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4320800604","host_organization_name":"Institute of Electronics, Information and Communication Engineers","host_organization_lineage":["https://openalex.org/P4320800604"],"host_organization_lineage_names":["Institute of Electronics, Information and Communication Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEICE Electronics Express","raw_type":"journal-article"},"sustainable_development_goals":[{"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7","score":0.8999999761581421}],"awards":[{"id":"https://openalex.org/G1999046666","display_name":null,"funder_award_id":"61874152","funder_id":"https://openalex.org/F4320321001","funder_display_name":"National Natural Science Foundation of China"}],"funders":[{"id":"https://openalex.org/F4320321001","display_name":"National Natural Science Foundation of China","ror":"https://ror.org/01h0zpd94"}],"has_content":{"pdf":true,"grobid_xml":true},"content_urls":{"pdf":"https://content.openalex.org/works/W4293652771.pdf","grobid_xml":"https://content.openalex.org/works/W4293652771.grobid-xml"},"referenced_works_count":29,"referenced_works":["https://openalex.org/W1583608700","https://openalex.org/W2000068870","https://openalex.org/W2005948345","https://openalex.org/W2008028947","https://openalex.org/W2022682232","https://openalex.org/W2026426718","https://openalex.org/W2029794151","https://openalex.org/W2042159130","https://openalex.org/W2045682865","https://openalex.org/W2048815042","https://openalex.org/W2062737926","https://openalex.org/W2124728021","https://openalex.org/W2128748528","https://openalex.org/W2142738044","https://openalex.org/W2146626643","https://openalex.org/W2175846205","https://openalex.org/W2180513940","https://openalex.org/W2564599013","https://openalex.org/W2591188453","https://openalex.org/W2741804178","https://openalex.org/W2771091289","https://openalex.org/W2791557187","https://openalex.org/W2791912736","https://openalex.org/W2933287389","https://openalex.org/W2999356445","https://openalex.org/W3006150260","https://openalex.org/W3011574387","https://openalex.org/W3119444008","https://openalex.org/W3125804451"],"related_works":["https://openalex.org/W629945696","https://openalex.org/W2104122284","https://openalex.org/W621832701","https://openalex.org/W2009189218","https://openalex.org/W2115565809","https://openalex.org/W2989136547","https://openalex.org/W2130767819","https://openalex.org/W2042788876","https://openalex.org/W3062742801","https://openalex.org/W2152797058"],"abstract_inverted_index":{"This":[0],"paper":[1],"presents":[2],"a":[3,10,27,116],"low-power":[4],"fractional-N":[5,110],"synthesizer":[6],"for":[7],"BLE":[8],"with":[9],"gate-switching":[11],"charge":[12],"pump":[13],"(CP)":[14],"and":[15,56,69,107],"high-speed":[16],"prescaler.":[17],"To":[18],"reduce":[19,66],"the":[20,38,44,71,75,82,87,100],"current":[21,46],"mismatch":[22],"under":[23,115],"low":[24],"supply":[25],"voltage,":[26],"master-slave":[28],"rail-to-rail":[29],"operational":[30],"trans-conductance":[31],"amplifier":[32],"(OTA)":[33],"structure":[34],"is":[35,47,79,97],"employed":[36,61],"to":[37,49,62,65,85],"CP;":[39],"Current":[40],"self-matching":[41],"technique":[42,59],"guarantees":[43],"charging":[45],"equal":[48],"discharging":[50],"current.":[51],"The":[52,92],"embedded":[53],"logic":[54],"gates":[55],"power":[57,67],"switch":[58],"are":[60],"true-single-phase-clock":[63],"(TSPC)":[64],"consumption":[68],"improve":[70],"operating":[72],"speed":[73],"of":[74,89],"divider.":[76],"Random":[77],"dither":[78],"injected":[80],"into":[81],"\u0394\u03a3":[83],"modulator":[84],"prolong":[86],"period":[88],"output":[90],"sequence.":[91],"proposed":[93],"phase-locked":[94],"loop":[95],"(PLL)":[96],"implemented":[98],"in":[99,109],"40-nm":[101],"CMOS":[102],"process.":[103],"It":[104],"achieves":[105],"-85.94dBc/Hz@100kHz":[106],"-109.18dBc/Hz@1MHz":[108],"mode":[111],"while":[112],"consuming":[113],"1.6mW":[114],"0.7V":[117],"voltage":[118],"supply.":[119]},"counts_by_year":[{"year":2026,"cited_by_count":1},{"year":2025,"cited_by_count":1},{"year":2023,"cited_by_count":1}],"updated_date":"2026-04-21T08:09:41.155169","created_date":"2025-10-10T00:00:00"}