{"id":"https://openalex.org/W4206811162","doi":"https://doi.org/10.1587/elex.18.20210493","title":"Optimized fast data migration for hybrid DRAM/STT-MRAM main memory","display_name":"Optimized fast data migration for hybrid DRAM/STT-MRAM main memory","publication_year":2021,"publication_date":"2021-12-05","ids":{"openalex":"https://openalex.org/W4206811162","doi":"https://doi.org/10.1587/elex.18.20210493"},"language":"en","primary_location":{"id":"doi:10.1587/elex.18.20210493","is_oa":true,"landing_page_url":"https://doi.org/10.1587/elex.18.20210493","pdf_url":"https://www.jstage.jst.go.jp/article/elex/advpub/0/advpub_18.20210493/_pdf","source":{"id":"https://openalex.org/S207433681","display_name":"IEICE Electronics Express","issn_l":"1349-2543","issn":["1349-2543","1349-9467"],"is_oa":true,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4320800604","host_organization_name":"Institute of Electronics, Information and Communication Engineers","host_organization_lineage":["https://openalex.org/P4320800604"],"host_organization_lineage_names":["Institute of Electronics, Information and Communication Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEICE Electronics Express","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"diamond","oa_url":"https://www.jstage.jst.go.jp/article/elex/advpub/0/advpub_18.20210493/_pdf","any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5057169014","display_name":"Chenji Liu","orcid":null},"institutions":[{"id":"https://openalex.org/I4210165038","display_name":"University of Chinese Academy of Sciences","ror":"https://ror.org/05qbk4x57","country_code":"CN","type":"education","lineage":["https://openalex.org/I19820366","https://openalex.org/I4210165038"]},{"id":"https://openalex.org/I19820366","display_name":"Chinese Academy of Sciences","ror":"https://ror.org/034t30j35","country_code":"CN","type":"funder","lineage":["https://openalex.org/I19820366"]}],"countries":["CN"],"is_corresponding":true,"raw_author_name":"Chenji Liu","raw_affiliation_strings":["Beijing Key Laboratory of Three-dimensional and Nanometer Integrated Circuit Design Automation Technology","Institute of Microelectronics of Chinese Academy of Sciences","University of Chinese Academy of Sciences"],"affiliations":[{"raw_affiliation_string":"Beijing Key Laboratory of Three-dimensional and Nanometer Integrated Circuit Design Automation Technology","institution_ids":[]},{"raw_affiliation_string":"Institute of Microelectronics of Chinese Academy of Sciences","institution_ids":["https://openalex.org/I19820366"]},{"raw_affiliation_string":"University of Chinese Academy of Sciences","institution_ids":["https://openalex.org/I4210165038"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5053383072","display_name":"Lan Chen","orcid":"https://orcid.org/0000-0002-7243-5244"},"institutions":[{"id":"https://openalex.org/I19820366","display_name":"Chinese Academy of Sciences","ror":"https://ror.org/034t30j35","country_code":"CN","type":"funder","lineage":["https://openalex.org/I19820366"]},{"id":"https://openalex.org/I4210165038","display_name":"University of Chinese Academy of Sciences","ror":"https://ror.org/05qbk4x57","country_code":"CN","type":"education","lineage":["https://openalex.org/I19820366","https://openalex.org/I4210165038"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Lan Chen","raw_affiliation_strings":["Beijing Key Laboratory of Three-dimensional and Nanometer Integrated Circuit Design Automation Technology","Institute of Microelectronics of Chinese Academy of Sciences","University of Chinese Academy of Sciences"],"affiliations":[{"raw_affiliation_string":"Beijing Key Laboratory of Three-dimensional and Nanometer Integrated Circuit Design Automation Technology","institution_ids":[]},{"raw_affiliation_string":"Institute of Microelectronics of Chinese Academy of Sciences","institution_ids":["https://openalex.org/I19820366"]},{"raw_affiliation_string":"University of Chinese Academy of Sciences","institution_ids":["https://openalex.org/I4210165038"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5060150562","display_name":"Xiaoran Hao","orcid":"https://orcid.org/0009-0004-6689-215X"},"institutions":[{"id":"https://openalex.org/I19820366","display_name":"Chinese Academy of Sciences","ror":"https://ror.org/034t30j35","country_code":"CN","type":"funder","lineage":["https://openalex.org/I19820366"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Xiaoran Hao","raw_affiliation_strings":["Beijing Key Laboratory of Three-dimensional and Nanometer Integrated Circuit Design Automation Technology","Institute of Microelectronics of Chinese Academy of Sciences"],"affiliations":[{"raw_affiliation_string":"Beijing Key Laboratory of Three-dimensional and Nanometer Integrated Circuit Design Automation Technology","institution_ids":[]},{"raw_affiliation_string":"Institute of Microelectronics of Chinese Academy of Sciences","institution_ids":["https://openalex.org/I19820366"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5036635237","display_name":"Mao Ni","orcid":null},"institutions":[{"id":"https://openalex.org/I19820366","display_name":"Chinese Academy of Sciences","ror":"https://ror.org/034t30j35","country_code":"CN","type":"funder","lineage":["https://openalex.org/I19820366"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Mao Ni","raw_affiliation_strings":["Beijing Key Laboratory of Three-dimensional and Nanometer Integrated Circuit Design Automation Technology","Institute of Microelectronics of Chinese Academy of Sciences"],"affiliations":[{"raw_affiliation_string":"Beijing Key Laboratory of Three-dimensional and Nanometer Integrated Circuit Design Automation Technology","institution_ids":[]},{"raw_affiliation_string":"Institute of Microelectronics of Chinese Academy of Sciences","institution_ids":["https://openalex.org/I19820366"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5057169014"],"corresponding_institution_ids":["https://openalex.org/I19820366","https://openalex.org/I4210165038"],"apc_list":null,"apc_paid":null,"fwci":0.1528,"has_fulltext":true,"cited_by_count":3,"citation_normalized_percentile":{"value":0.54387061,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":96},"biblio":{"volume":"19","issue":"1","first_page":"20210493","last_page":"20210493"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11181","display_name":"Advanced Data Storage Technologies","score":0.9983999729156494,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11181","display_name":"Advanced Data Storage Technologies","score":0.9983999729156494,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10049","display_name":"Magnetic properties of thin films","score":0.9839000105857849,"subfield":{"id":"https://openalex.org/subfields/3107","display_name":"Atomic and Molecular Physics, and Optics"},"field":{"id":"https://openalex.org/fields/31","display_name":"Physics and Astronomy"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12808","display_name":"Ferroelectric and Negative Capacitance Devices","score":0.9821000099182129,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/dram","display_name":"Dram","score":0.8607607483863831},{"id":"https://openalex.org/keywords/magnetoresistive-random-access-memory","display_name":"Magnetoresistive random-access memory","score":0.7166452407836914},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7145013809204102},{"id":"https://openalex.org/keywords/overhead","display_name":"Overhead (engineering)","score":0.6697844862937927},{"id":"https://openalex.org/keywords/universal-memory","display_name":"Universal memory","score":0.622444748878479},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.531466543674469},{"id":"https://openalex.org/keywords/phase-change-memory","display_name":"Phase-change memory","score":0.48535552620887756},{"id":"https://openalex.org/keywords/standby-power","display_name":"Standby power","score":0.41448843479156494},{"id":"https://openalex.org/keywords/semiconductor-memory","display_name":"Semiconductor memory","score":0.3770918846130371},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.35426485538482666},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.3358539640903473},{"id":"https://openalex.org/keywords/memory-management","display_name":"Memory management","score":0.3073340654373169},{"id":"https://openalex.org/keywords/interleaved-memory","display_name":"Interleaved memory","score":0.28488874435424805},{"id":"https://openalex.org/keywords/random-access-memory","display_name":"Random access memory","score":0.2049514651298523},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.1663205921649933},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.14793801307678223},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.14630767703056335},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.08445173501968384}],"concepts":[{"id":"https://openalex.org/C7366592","wikidata":"https://www.wikidata.org/wiki/Q1255620","display_name":"Dram","level":2,"score":0.8607607483863831},{"id":"https://openalex.org/C46891859","wikidata":"https://www.wikidata.org/wiki/Q1061546","display_name":"Magnetoresistive random-access memory","level":3,"score":0.7166452407836914},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7145013809204102},{"id":"https://openalex.org/C2779960059","wikidata":"https://www.wikidata.org/wiki/Q7113681","display_name":"Overhead (engineering)","level":2,"score":0.6697844862937927},{"id":"https://openalex.org/C195053848","wikidata":"https://www.wikidata.org/wiki/Q7894141","display_name":"Universal memory","level":5,"score":0.622444748878479},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.531466543674469},{"id":"https://openalex.org/C64142963","wikidata":"https://www.wikidata.org/wiki/Q1153902","display_name":"Phase-change memory","level":3,"score":0.48535552620887756},{"id":"https://openalex.org/C7140552","wikidata":"https://www.wikidata.org/wiki/Q1366402","display_name":"Standby power","level":3,"score":0.41448843479156494},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.3770918846130371},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.35426485538482666},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3358539640903473},{"id":"https://openalex.org/C176649486","wikidata":"https://www.wikidata.org/wiki/Q2308807","display_name":"Memory management","level":3,"score":0.3073340654373169},{"id":"https://openalex.org/C63511323","wikidata":"https://www.wikidata.org/wiki/Q908936","display_name":"Interleaved memory","level":4,"score":0.28488874435424805},{"id":"https://openalex.org/C2994168587","wikidata":"https://www.wikidata.org/wiki/Q5295","display_name":"Random access memory","level":2,"score":0.2049514651298523},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.1663205921649933},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.14793801307678223},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.14630767703056335},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.08445173501968384},{"id":"https://openalex.org/C133256868","wikidata":"https://www.wikidata.org/wiki/Q7180940","display_name":"Phase change","level":2,"score":0.0},{"id":"https://openalex.org/C61696701","wikidata":"https://www.wikidata.org/wiki/Q770766","display_name":"Engineering physics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1587/elex.18.20210493","is_oa":true,"landing_page_url":"https://doi.org/10.1587/elex.18.20210493","pdf_url":"https://www.jstage.jst.go.jp/article/elex/advpub/0/advpub_18.20210493/_pdf","source":{"id":"https://openalex.org/S207433681","display_name":"IEICE Electronics Express","issn_l":"1349-2543","issn":["1349-2543","1349-9467"],"is_oa":true,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4320800604","host_organization_name":"Institute of Electronics, Information and Communication Engineers","host_organization_lineage":["https://openalex.org/P4320800604"],"host_organization_lineage_names":["Institute of Electronics, Information and Communication Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEICE Electronics Express","raw_type":"journal-article"}],"best_oa_location":{"id":"doi:10.1587/elex.18.20210493","is_oa":true,"landing_page_url":"https://doi.org/10.1587/elex.18.20210493","pdf_url":"https://www.jstage.jst.go.jp/article/elex/advpub/0/advpub_18.20210493/_pdf","source":{"id":"https://openalex.org/S207433681","display_name":"IEICE Electronics Express","issn_l":"1349-2543","issn":["1349-2543","1349-9467"],"is_oa":true,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4320800604","host_organization_name":"Institute of Electronics, Information and Communication Engineers","host_organization_lineage":["https://openalex.org/P4320800604"],"host_organization_lineage_names":["Institute of Electronics, Information and Communication Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEICE Electronics Express","raw_type":"journal-article"},"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/10","display_name":"Reduced inequalities","score":0.6499999761581421}],"awards":[],"funders":[],"has_content":{"grobid_xml":true,"pdf":true},"content_urls":{"pdf":"https://content.openalex.org/works/W4206811162.pdf","grobid_xml":"https://content.openalex.org/works/W4206811162.grobid-xml"},"referenced_works_count":26,"referenced_works":["https://openalex.org/W1963552944","https://openalex.org/W2019701892","https://openalex.org/W2026389667","https://openalex.org/W2047379549","https://openalex.org/W2047982556","https://openalex.org/W2084007230","https://openalex.org/W2085875981","https://openalex.org/W2104305170","https://openalex.org/W2114139104","https://openalex.org/W2136316949","https://openalex.org/W2147539449","https://openalex.org/W2147926533","https://openalex.org/W2155694951","https://openalex.org/W2163083688","https://openalex.org/W2536095850","https://openalex.org/W2584161739","https://openalex.org/W2584875058","https://openalex.org/W2725159389","https://openalex.org/W2762314778","https://openalex.org/W2963163009","https://openalex.org/W2986118186","https://openalex.org/W3003850204","https://openalex.org/W3006384944","https://openalex.org/W3021981612","https://openalex.org/W4234346842","https://openalex.org/W4236340184"],"related_works":["https://openalex.org/W2372007526","https://openalex.org/W4235980920","https://openalex.org/W2999811406","https://openalex.org/W2903040985","https://openalex.org/W871606772","https://openalex.org/W2022937429","https://openalex.org/W2019862949","https://openalex.org/W1993178305","https://openalex.org/W2148274083","https://openalex.org/W2046785432"],"abstract_inverted_index":{"In":[0],"order":[1],"to":[2,15,18,48,146],"reduce":[3,49],"the":[4,9,23,50,67,75,79,83,87,91,110,114,120,126,129,134,137,150,154],"main":[5,42,98,131],"memory":[6,43,99,132],"energy":[7,127,135,156],"of":[8,26,33,53,57,78,86,93,113,128,136],"IoT":[10],"terminal,":[11],"STT-MRAM":[12,27,58],"is":[13,29,116,124,139],"used":[14],"replace":[16],"DRAM":[17],"save":[19],"refresh":[20],"energy.":[21,100],"However,":[22],"write":[24,55],"performance":[25,56,62],"cells":[28,59],"worse":[30],"than":[31],"that":[32,104],"DRAM.":[34,147],"Our":[35],"previous":[36,108],"work":[37,85],"proposed":[38],"a":[39],"hybrid":[40,130],"DRAM/STT-MRAM":[41],"and":[44,70],"fast":[45],"data":[46],"migration":[47,68],"adverse":[51],"effects":[52],"poor":[54],"with":[60,106],"negligible":[61],"overhead.":[63],"This":[64],"article":[65],"optimizes":[66],"algorithm":[69,115],"experiment":[71],"scheme:":[72],"1.":[73],"Reduce":[74],"storage":[76,111],"overhead":[77,112],"algorithm.":[80,88],"2.":[81],"Realize":[82],"continuous":[84],"3.":[89],"Consider":[90],"impact":[92],"system":[94,121,151],"standby":[95,122,152],"time":[96,123],"on":[97,143],"The":[101,148],"results":[102],"show":[103],"compared":[105,145],"our":[107],"work,":[109],"reduced":[117,140],"99.8%.":[118],"When":[119],"zero,":[125],"(including":[133],"algorithm)":[138],"by":[141],"4%":[142],"average":[144],"longer":[149],"time,":[153],"more":[155],"saving.":[157]},"counts_by_year":[{"year":2025,"cited_by_count":2},{"year":2024,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}