{"id":"https://openalex.org/W3127100010","doi":"https://doi.org/10.1587/elex.18.20210012","title":"An FPGA-based accelerator for deep neural network with novel reconfigurable architecture","display_name":"An FPGA-based accelerator for deep neural network with novel reconfigurable architecture","publication_year":2021,"publication_date":"2021-02-02","ids":{"openalex":"https://openalex.org/W3127100010","doi":"https://doi.org/10.1587/elex.18.20210012","mag":"3127100010"},"language":"en","primary_location":{"id":"doi:10.1587/elex.18.20210012","is_oa":true,"landing_page_url":"https://doi.org/10.1587/elex.18.20210012","pdf_url":"https://www.jstage.jst.go.jp/article/elex/18/4/18_18.20210012/_pdf","source":{"id":"https://openalex.org/S207433681","display_name":"IEICE Electronics Express","issn_l":"1349-2543","issn":["1349-2543","1349-9467"],"is_oa":true,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4320800604","host_organization_name":"Institute of Electronics, Information and Communication Engineers","host_organization_lineage":["https://openalex.org/P4320800604"],"host_organization_lineage_names":["Institute of Electronics, Information and Communication Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEICE Electronics Express","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"diamond","oa_url":"https://www.jstage.jst.go.jp/article/elex/18/4/18_18.20210012/_pdf","any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5063287623","display_name":"Han Jia","orcid":"https://orcid.org/0000-0002-2756-0601"},"institutions":[{"id":"https://openalex.org/I47720641","display_name":"Huazhong University of Science and Technology","ror":"https://ror.org/00p991c53","country_code":"CN","type":"education","lineage":["https://openalex.org/I47720641"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Han Jia","raw_affiliation_strings":["School of Optical and Electronic Information, Huazhong University of Science and Technology"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Optical and Electronic Information, Huazhong University of Science and Technology","institution_ids":["https://openalex.org/I47720641"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5029185633","display_name":"Daming Ren","orcid":"https://orcid.org/0000-0002-2903-2327"},"institutions":[{"id":"https://openalex.org/I47720641","display_name":"Huazhong University of Science and Technology","ror":"https://ror.org/00p991c53","country_code":"CN","type":"education","lineage":["https://openalex.org/I47720641"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Daming Ren","raw_affiliation_strings":["School of Optical and Electronic Information, Huazhong University of Science and Technology"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Optical and Electronic Information, Huazhong University of Science and Technology","institution_ids":["https://openalex.org/I47720641"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5073441672","display_name":"Xuecheng Zou","orcid":"https://orcid.org/0000-0002-6404-5270"},"institutions":[{"id":"https://openalex.org/I47720641","display_name":"Huazhong University of Science and Technology","ror":"https://ror.org/00p991c53","country_code":"CN","type":"education","lineage":["https://openalex.org/I47720641"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Xuecheng Zou","raw_affiliation_strings":["School of Optical and Electronic Information, Huazhong University of Science and Technology"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Optical and Electronic Information, Huazhong University of Science and Technology","institution_ids":["https://openalex.org/I47720641"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I47720641"],"apc_list":null,"apc_paid":null,"fwci":1.0818,"has_fulltext":true,"cited_by_count":12,"citation_normalized_percentile":{"value":0.75901135,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":99},"biblio":{"volume":"18","issue":"4","first_page":"20210012","last_page":"20210012"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11992","display_name":"CCD and CMOS Imaging Sensors","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10036","display_name":"Advanced Neural Network Applications","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/1707","display_name":"Computer Vision and Pattern Recognition"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.8004476428031921},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7576215863227844},{"id":"https://openalex.org/keywords/flexibility","display_name":"Flexibility (engineering)","score":0.566555380821228},{"id":"https://openalex.org/keywords/artificial-neural-network","display_name":"Artificial neural network","score":0.5278204083442688},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.5030316710472107},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.4807579219341278},{"id":"https://openalex.org/keywords/hardware-acceleration","display_name":"Hardware acceleration","score":0.4573890268802643},{"id":"https://openalex.org/keywords/throughput","display_name":"Throughput","score":0.45307469367980957},{"id":"https://openalex.org/keywords/network-architecture","display_name":"Network architecture","score":0.43382781744003296},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.42775991559028625},{"id":"https://openalex.org/keywords/filter","display_name":"Filter (signal processing)","score":0.41764628887176514},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.3592475652694702},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3533939719200134},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.2508462965488434}],"concepts":[{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.8004476428031921},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7576215863227844},{"id":"https://openalex.org/C2780598303","wikidata":"https://www.wikidata.org/wiki/Q65921492","display_name":"Flexibility (engineering)","level":2,"score":0.566555380821228},{"id":"https://openalex.org/C50644808","wikidata":"https://www.wikidata.org/wiki/Q192776","display_name":"Artificial neural network","level":2,"score":0.5278204083442688},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.5030316710472107},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.4807579219341278},{"id":"https://openalex.org/C13164978","wikidata":"https://www.wikidata.org/wiki/Q600158","display_name":"Hardware acceleration","level":3,"score":0.4573890268802643},{"id":"https://openalex.org/C157764524","wikidata":"https://www.wikidata.org/wiki/Q1383412","display_name":"Throughput","level":3,"score":0.45307469367980957},{"id":"https://openalex.org/C193415008","wikidata":"https://www.wikidata.org/wiki/Q639681","display_name":"Network architecture","level":2,"score":0.43382781744003296},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.42775991559028625},{"id":"https://openalex.org/C106131492","wikidata":"https://www.wikidata.org/wiki/Q3072260","display_name":"Filter (signal processing)","level":2,"score":0.41764628887176514},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.3592475652694702},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3533939719200134},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.2508462965488434},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.0},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0},{"id":"https://openalex.org/C38652104","wikidata":"https://www.wikidata.org/wiki/Q3510521","display_name":"Computer security","level":1,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C31972630","wikidata":"https://www.wikidata.org/wiki/Q844240","display_name":"Computer vision","level":1,"score":0.0},{"id":"https://openalex.org/C555944384","wikidata":"https://www.wikidata.org/wiki/Q249","display_name":"Wireless","level":2,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1587/elex.18.20210012","is_oa":true,"landing_page_url":"https://doi.org/10.1587/elex.18.20210012","pdf_url":"https://www.jstage.jst.go.jp/article/elex/18/4/18_18.20210012/_pdf","source":{"id":"https://openalex.org/S207433681","display_name":"IEICE Electronics Express","issn_l":"1349-2543","issn":["1349-2543","1349-9467"],"is_oa":true,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4320800604","host_organization_name":"Institute of Electronics, Information and Communication Engineers","host_organization_lineage":["https://openalex.org/P4320800604"],"host_organization_lineage_names":["Institute of Electronics, Information and Communication Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEICE Electronics Express","raw_type":"journal-article"}],"best_oa_location":{"id":"doi:10.1587/elex.18.20210012","is_oa":true,"landing_page_url":"https://doi.org/10.1587/elex.18.20210012","pdf_url":"https://www.jstage.jst.go.jp/article/elex/18/4/18_18.20210012/_pdf","source":{"id":"https://openalex.org/S207433681","display_name":"IEICE Electronics Express","issn_l":"1349-2543","issn":["1349-2543","1349-9467"],"is_oa":true,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4320800604","host_organization_name":"Institute of Electronics, Information and Communication Engineers","host_organization_lineage":["https://openalex.org/P4320800604"],"host_organization_lineage_names":["Institute of Electronics, Information and Communication Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEICE Electronics Express","raw_type":"journal-article"},"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":true,"grobid_xml":true},"content_urls":{"pdf":"https://content.openalex.org/works/W3127100010.pdf","grobid_xml":"https://content.openalex.org/works/W3127100010.grobid-xml"},"referenced_works_count":34,"referenced_works":["https://openalex.org/W2094756095","https://openalex.org/W2117539524","https://openalex.org/W2152839228","https://openalex.org/W2194775991","https://openalex.org/W2276486856","https://openalex.org/W2463631526","https://openalex.org/W2605487586","https://openalex.org/W2606722458","https://openalex.org/W2612445135","https://openalex.org/W2734572653","https://openalex.org/W2752782242","https://openalex.org/W2761085955","https://openalex.org/W2793186932","https://openalex.org/W2806070179","https://openalex.org/W2810861508","https://openalex.org/W2828723651","https://openalex.org/W2894006184","https://openalex.org/W2917852278","https://openalex.org/W2945146780","https://openalex.org/W2948066818","https://openalex.org/W2963125010","https://openalex.org/W2963420686","https://openalex.org/W2964118266","https://openalex.org/W2965132998","https://openalex.org/W2969620138","https://openalex.org/W2980702327","https://openalex.org/W3004792052","https://openalex.org/W3011334834","https://openalex.org/W3014927913","https://openalex.org/W3034100311","https://openalex.org/W3034785991","https://openalex.org/W3043785495","https://openalex.org/W3047237654","https://openalex.org/W3100768276"],"related_works":["https://openalex.org/W2111241003","https://openalex.org/W4200391368","https://openalex.org/W2518118925","https://openalex.org/W3159273459","https://openalex.org/W4319952061","https://openalex.org/W4280636456","https://openalex.org/W4388913998","https://openalex.org/W4310584535","https://openalex.org/W4295935044","https://openalex.org/W3159906349"],"abstract_inverted_index":{"Due":[0],"to":[1,26,50,52,65,70,81,93,131],"the":[2,90,116,123,148],"high":[3,57,141],"parallelism,":[4],"Data":[5],"flow":[6],"architecture":[7,36,61,139],"is":[8,113],"a":[9,33,108],"common":[10],"solution":[11],"for":[12],"deep":[13],"neural":[14],"network":[15,28],"(DNN)":[16],"acceleration,":[17],"however,":[18],"existing":[19],"DNN":[20,38,67],"accelerate":[21,39],"solutions":[22,134],"exhibit":[23],"limited":[24],"flexibility":[25,146],"diverse":[27,66],"models.":[29],"This":[30],"paper":[31],"presents":[32,144],"novel":[34],"reconfigurable":[35,72,109],"as":[37],"solution,":[40],"which":[41,77],"consists":[42],"of":[43,87,103,126],"circuit":[44],"blocks":[45],"all":[46],"can":[47,78],"be":[48,79],"reconfigured":[49],"adapt":[51],"different":[53,104],"networks,":[54],"and":[55,143],"maintain":[56],"throughput.":[58],"The":[59],"proposed":[60,94],"shows":[62],"good":[63,145],"transferability":[64],"models":[68],"due":[69],"its":[71,119],"processing":[73],"element":[74],"(PE)":[75],"array,":[76],"adjusted":[80],"deal":[82],"with":[83],"various":[84],"filter":[85],"sizes":[86],"networks.":[88],"In":[89],"meanwhile,":[91],"according":[92],"data":[95],"reuse":[96],"technique":[97],"based":[98,135],"on":[99,136],"parameter":[100],"proportion":[101],"property":[102,125],"layers":[105],"in":[106,147],"DNN,":[107],"on-chip":[110],"buffer":[111],"mechanism":[112],"raised.":[114],"Moreover,":[115],"accelerator":[117],"enhances":[118],"performance":[120],"by":[121],"exploiting":[122],"sparsity":[124],"input":[127],"feature":[128],"map.":[129],"Compared":[130],"other":[132],"state-of-the-art":[133],"FPGA,":[137],"our":[138],"achieves":[140],"performance,":[142],"meantime.":[149]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2024,"cited_by_count":7},{"year":2023,"cited_by_count":1},{"year":2022,"cited_by_count":3}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}