{"id":"https://openalex.org/W3026121414","doi":"https://doi.org/10.1587/elex.17.20200120","title":"Design of self-referenced wide input voltage range LDO using enhanced current mirror buffer and improved lead compensation","display_name":"Design of self-referenced wide input voltage range LDO using enhanced current mirror buffer and improved lead compensation","publication_year":2020,"publication_date":"2020-05-19","ids":{"openalex":"https://openalex.org/W3026121414","doi":"https://doi.org/10.1587/elex.17.20200120","mag":"3026121414"},"language":"en","primary_location":{"id":"doi:10.1587/elex.17.20200120","is_oa":true,"landing_page_url":"https://doi.org/10.1587/elex.17.20200120","pdf_url":"https://www.jstage.jst.go.jp/article/elex/17/11/17_17.20200120/_pdf","source":{"id":"https://openalex.org/S207433681","display_name":"IEICE Electronics Express","issn_l":"1349-2543","issn":["1349-2543","1349-9467"],"is_oa":true,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4320800604","host_organization_name":"Institute of Electronics, Information and Communication Engineers","host_organization_lineage":["https://openalex.org/P4320800604"],"host_organization_lineage_names":["Institute of Electronics, Information and Communication Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEICE Electronics Express","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"diamond","oa_url":"https://www.jstage.jst.go.jp/article/elex/17/11/17_17.20200120/_pdf","any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5101439637","display_name":"Sheng Liu","orcid":"https://orcid.org/0000-0001-7695-3180"},"institutions":[{"id":"https://openalex.org/I4210092088","display_name":"Zhejiang Province Institute of Architectural Design and Research","ror":"https://ror.org/00f89ms08","country_code":"CN","type":"facility","lineage":["https://openalex.org/I4210092088"]},{"id":"https://openalex.org/I76130692","display_name":"Zhejiang University","ror":"https://ror.org/00a2xv884","country_code":"CN","type":"education","lineage":["https://openalex.org/I76130692"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Sheng Liu","raw_affiliation_strings":["Institute of VLSI Design, Zhejiang University"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Institute of VLSI Design, Zhejiang University","institution_ids":["https://openalex.org/I4210092088","https://openalex.org/I76130692"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5066353712","display_name":"Menglian Zhao","orcid":"https://orcid.org/0000-0002-2500-2892"},"institutions":[{"id":"https://openalex.org/I4210092088","display_name":"Zhejiang Province Institute of Architectural Design and Research","ror":"https://ror.org/00f89ms08","country_code":"CN","type":"facility","lineage":["https://openalex.org/I4210092088"]},{"id":"https://openalex.org/I76130692","display_name":"Zhejiang University","ror":"https://ror.org/00a2xv884","country_code":"CN","type":"education","lineage":["https://openalex.org/I76130692"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Menglian Zhao","raw_affiliation_strings":["Institute of VLSI Design, Zhejiang University"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Institute of VLSI Design, Zhejiang University","institution_ids":["https://openalex.org/I4210092088","https://openalex.org/I76130692"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5005647753","display_name":"Zhao Yang","orcid":"https://orcid.org/0000-0002-7475-1080"},"institutions":[{"id":"https://openalex.org/I4210092088","display_name":"Zhejiang Province Institute of Architectural Design and Research","ror":"https://ror.org/00f89ms08","country_code":"CN","type":"facility","lineage":["https://openalex.org/I4210092088"]},{"id":"https://openalex.org/I76130692","display_name":"Zhejiang University","ror":"https://ror.org/00a2xv884","country_code":"CN","type":"education","lineage":["https://openalex.org/I76130692"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Zhao Yang","raw_affiliation_strings":["Institute of VLSI Design, Zhejiang University"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Institute of VLSI Design, Zhejiang University","institution_ids":["https://openalex.org/I4210092088","https://openalex.org/I76130692"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5100677577","display_name":"Xiaobo Wu","orcid":"https://orcid.org/0000-0002-1068-5934"},"institutions":[{"id":"https://openalex.org/I4210092088","display_name":"Zhejiang Province Institute of Architectural Design and Research","ror":"https://ror.org/00f89ms08","country_code":"CN","type":"facility","lineage":["https://openalex.org/I4210092088"]},{"id":"https://openalex.org/I76130692","display_name":"Zhejiang University","ror":"https://ror.org/00a2xv884","country_code":"CN","type":"education","lineage":["https://openalex.org/I76130692"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Xiaobo Wu","raw_affiliation_strings":["Institute of VLSI Design, Zhejiang University"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Institute of VLSI Design, Zhejiang University","institution_ids":["https://openalex.org/I4210092088","https://openalex.org/I76130692"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.8535,"has_fulltext":true,"cited_by_count":17,"citation_normalized_percentile":{"value":0.69648313,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":91,"max":98},"biblio":{"volume":"17","issue":"11","first_page":"20200120","last_page":"20200120"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10468","display_name":"Photovoltaic System Optimization Techniques","score":0.9966999888420105,"subfield":{"id":"https://openalex.org/subfields/2105","display_name":"Renewable Energy, Sustainability and the Environment"},"field":{"id":"https://openalex.org/fields/21","display_name":"Energy"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/low-dropout-regulator","display_name":"Low-dropout regulator","score":0.8272950649261475},{"id":"https://openalex.org/keywords/line-regulation","display_name":"Line regulation","score":0.6376856565475464},{"id":"https://openalex.org/keywords/dropout-voltage","display_name":"Dropout voltage","score":0.6309338808059692},{"id":"https://openalex.org/keywords/current-mirror","display_name":"Current mirror","score":0.5524553060531616},{"id":"https://openalex.org/keywords/voltage-regulator","display_name":"Voltage regulator","score":0.5493320226669312},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.5169691443443298},{"id":"https://openalex.org/keywords/process-corners","display_name":"Process corners","score":0.5157551765441895},{"id":"https://openalex.org/keywords/buffer-amplifier","display_name":"Buffer amplifier","score":0.514614462852478},{"id":"https://openalex.org/keywords/power-supply-rejection-ratio","display_name":"Power supply rejection ratio","score":0.4898662269115448},{"id":"https://openalex.org/keywords/capacitor","display_name":"Capacitor","score":0.48374032974243164},{"id":"https://openalex.org/keywords/compensation","display_name":"Compensation (psychology)","score":0.4811871647834778},{"id":"https://openalex.org/keywords/voltage-reference","display_name":"Voltage reference","score":0.4710374176502228},{"id":"https://openalex.org/keywords/operational-transconductance-amplifier","display_name":"Operational transconductance amplifier","score":0.43978893756866455},{"id":"https://openalex.org/keywords/transconductance","display_name":"Transconductance","score":0.4285605847835541},{"id":"https://openalex.org/keywords/frequency-compensation","display_name":"Frequency compensation","score":0.4273698925971985},{"id":"https://openalex.org/keywords/operational-amplifier","display_name":"Operational amplifier","score":0.41087955236434937},{"id":"https://openalex.org/keywords/amplifier","display_name":"Amplifier","score":0.3764328360557556},{"id":"https://openalex.org/keywords/materials-science","display_name":"Materials science","score":0.3558015823364258},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.34472304582595825},{"id":"https://openalex.org/keywords/switched-mode-power-supply","display_name":"Switched-mode power supply","score":0.343921422958374},{"id":"https://openalex.org/keywords/optoelectronics","display_name":"Optoelectronics","score":0.270241916179657},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.25073325634002686},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.22418925166130066},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.11982190608978271}],"concepts":[{"id":"https://openalex.org/C140501009","wikidata":"https://www.wikidata.org/wiki/Q6692746","display_name":"Low-dropout regulator","level":5,"score":0.8272950649261475},{"id":"https://openalex.org/C2777901765","wikidata":"https://www.wikidata.org/wiki/Q6553328","display_name":"Line regulation","level":5,"score":0.6376856565475464},{"id":"https://openalex.org/C15032970","wikidata":"https://www.wikidata.org/wiki/Q851210","display_name":"Dropout voltage","level":4,"score":0.6309338808059692},{"id":"https://openalex.org/C173966970","wikidata":"https://www.wikidata.org/wiki/Q786012","display_name":"Current mirror","level":4,"score":0.5524553060531616},{"id":"https://openalex.org/C110706871","wikidata":"https://www.wikidata.org/wiki/Q851210","display_name":"Voltage regulator","level":3,"score":0.5493320226669312},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.5169691443443298},{"id":"https://openalex.org/C192615534","wikidata":"https://www.wikidata.org/wiki/Q7247268","display_name":"Process corners","level":3,"score":0.5157551765441895},{"id":"https://openalex.org/C127749002","wikidata":"https://www.wikidata.org/wiki/Q978470","display_name":"Buffer amplifier","level":4,"score":0.514614462852478},{"id":"https://openalex.org/C15892472","wikidata":"https://www.wikidata.org/wiki/Q1482413","display_name":"Power supply rejection ratio","level":4,"score":0.4898662269115448},{"id":"https://openalex.org/C52192207","wikidata":"https://www.wikidata.org/wiki/Q5322","display_name":"Capacitor","level":3,"score":0.48374032974243164},{"id":"https://openalex.org/C2780023022","wikidata":"https://www.wikidata.org/wiki/Q1338171","display_name":"Compensation (psychology)","level":2,"score":0.4811871647834778},{"id":"https://openalex.org/C44351266","wikidata":"https://www.wikidata.org/wiki/Q1465532","display_name":"Voltage reference","level":3,"score":0.4710374176502228},{"id":"https://openalex.org/C58117264","wikidata":"https://www.wikidata.org/wiki/Q1239595","display_name":"Operational transconductance amplifier","level":5,"score":0.43978893756866455},{"id":"https://openalex.org/C2779283907","wikidata":"https://www.wikidata.org/wiki/Q1632964","display_name":"Transconductance","level":4,"score":0.4285605847835541},{"id":"https://openalex.org/C131782439","wikidata":"https://www.wikidata.org/wiki/Q1455581","display_name":"Frequency compensation","level":4,"score":0.4273698925971985},{"id":"https://openalex.org/C145366948","wikidata":"https://www.wikidata.org/wiki/Q178947","display_name":"Operational amplifier","level":4,"score":0.41087955236434937},{"id":"https://openalex.org/C194257627","wikidata":"https://www.wikidata.org/wiki/Q211554","display_name":"Amplifier","level":3,"score":0.3764328360557556},{"id":"https://openalex.org/C192562407","wikidata":"https://www.wikidata.org/wiki/Q228736","display_name":"Materials science","level":0,"score":0.3558015823364258},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.34472304582595825},{"id":"https://openalex.org/C151799858","wikidata":"https://www.wikidata.org/wiki/Q587008","display_name":"Switched-mode power supply","level":3,"score":0.343921422958374},{"id":"https://openalex.org/C49040817","wikidata":"https://www.wikidata.org/wiki/Q193091","display_name":"Optoelectronics","level":1,"score":0.270241916179657},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.25073325634002686},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.22418925166130066},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.11982190608978271},{"id":"https://openalex.org/C11171543","wikidata":"https://www.wikidata.org/wiki/Q41630","display_name":"Psychoanalysis","level":1,"score":0.0},{"id":"https://openalex.org/C15744967","wikidata":"https://www.wikidata.org/wiki/Q9418","display_name":"Psychology","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1587/elex.17.20200120","is_oa":true,"landing_page_url":"https://doi.org/10.1587/elex.17.20200120","pdf_url":"https://www.jstage.jst.go.jp/article/elex/17/11/17_17.20200120/_pdf","source":{"id":"https://openalex.org/S207433681","display_name":"IEICE Electronics Express","issn_l":"1349-2543","issn":["1349-2543","1349-9467"],"is_oa":true,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4320800604","host_organization_name":"Institute of Electronics, Information and Communication Engineers","host_organization_lineage":["https://openalex.org/P4320800604"],"host_organization_lineage_names":["Institute of Electronics, Information and Communication Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEICE Electronics Express","raw_type":"journal-article"}],"best_oa_location":{"id":"doi:10.1587/elex.17.20200120","is_oa":true,"landing_page_url":"https://doi.org/10.1587/elex.17.20200120","pdf_url":"https://www.jstage.jst.go.jp/article/elex/17/11/17_17.20200120/_pdf","source":{"id":"https://openalex.org/S207433681","display_name":"IEICE Electronics Express","issn_l":"1349-2543","issn":["1349-2543","1349-9467"],"is_oa":true,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4320800604","host_organization_name":"Institute of Electronics, Information and Communication Engineers","host_organization_lineage":["https://openalex.org/P4320800604"],"host_organization_lineage_names":["Institute of Electronics, Information and Communication Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEICE Electronics Express","raw_type":"journal-article"},"sustainable_development_goals":[{"score":0.8799999952316284,"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7"}],"awards":[{"id":"https://openalex.org/G5894950147","display_name":null,"funder_award_id":"LY18F040001","funder_id":"https://openalex.org/F4320338464","funder_display_name":"Natural Science Foundation of Zhejiang Province"}],"funders":[{"id":"https://openalex.org/F4320321001","display_name":"National Natural Science Foundation of China","ror":"https://ror.org/01h0zpd94"},{"id":"https://openalex.org/F4320338464","display_name":"Natural Science Foundation of Zhejiang Province","ror":"https://ror.org/01h0zpd94"}],"has_content":{"pdf":true,"grobid_xml":true},"content_urls":{"pdf":"https://content.openalex.org/works/W3026121414.pdf","grobid_xml":"https://content.openalex.org/works/W3026121414.grobid-xml"},"referenced_works_count":25,"referenced_works":["https://openalex.org/W1936502787","https://openalex.org/W1978572574","https://openalex.org/W2026079140","https://openalex.org/W2034720635","https://openalex.org/W2064956733","https://openalex.org/W2090683789","https://openalex.org/W2105606575","https://openalex.org/W2109182259","https://openalex.org/W2117965437","https://openalex.org/W2133201500","https://openalex.org/W2138264002","https://openalex.org/W2143532923","https://openalex.org/W2145495082","https://openalex.org/W2152124352","https://openalex.org/W2307734209","https://openalex.org/W2591945113","https://openalex.org/W2623919692","https://openalex.org/W2773627134","https://openalex.org/W2794182888","https://openalex.org/W2806998864","https://openalex.org/W2811005057","https://openalex.org/W2814883157","https://openalex.org/W2883603878","https://openalex.org/W2921481678","https://openalex.org/W2954143482"],"related_works":["https://openalex.org/W2186978557","https://openalex.org/W2092068860","https://openalex.org/W2077516032","https://openalex.org/W4200199492","https://openalex.org/W2045028200","https://openalex.org/W3025905717","https://openalex.org/W2338191306","https://openalex.org/W4313506851","https://openalex.org/W2073340418","https://openalex.org/W3026121414"],"abstract_inverted_index":{"This":[0],"letter":[1],"presents":[2],"the":[3,22,44,48,83,105],"self-referenced":[4,94],"architecture":[5],"to":[6,20],"simplify":[7],"design":[8],"process":[9,91],"and":[10,39,72,104,122],"current":[11,74,125],"mirror":[12,75],"based":[13],"power":[14,40,106],"stage":[15],"with":[16,67],"wide":[17],"input":[18,38,99],"voltage":[19,53,59,100],"expand":[21],"application":[23],"range":[24],"of":[25,46,82],"low-dropout":[26],"(LDO)":[27],"regulator.":[28,60],"Featuring":[29],"a":[30,52,58,87],"BiCMOS":[31],"symmetrical":[32],"operational":[33],"transconductance":[34],"amplifier":[35],"(OTA)":[36],"whose":[37],"supply":[41,107],"are":[42],"also":[43],"output":[45],"LDO,":[47],"LDO":[49,85],"itself":[50],"is":[51,65,78,101,110,119,126],"reference":[54],"as":[55,57],"well":[56],"Improved":[61],"phase":[62],"lead":[63],"compensation":[64,70],"applied":[66],"much":[68],"smaller":[69],"capacitor,":[71],"enhanced":[73],"(ECM)":[76],"buffer":[77],"introduced.":[79],"Experimental":[80],"results":[81],"proposed":[84],"in":[86],"0.18":[88],"\u00b5m":[89],"BCD":[90],"verified":[92],"this":[93],"structure.":[95],"The":[96,116],"measured":[97],"maximum":[98],"12":[102],"V":[103],"rejection":[108],"(PSR)":[109],"-40":[111],"dB":[112],"at":[113,130],"50":[114],"KHz.":[115],"line":[117],"regulation":[118],"0.34":[120],"mV/V":[121],"total":[123],"quiescent":[124],"about":[127],"8.2":[128],"\u00b5A":[129],"light":[131],"load.":[132]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2024,"cited_by_count":6},{"year":2023,"cited_by_count":6},{"year":2022,"cited_by_count":2},{"year":2021,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}