{"id":"https://openalex.org/W2945975226","doi":"https://doi.org/10.1587/elex.16.20190218","title":"Design and theoretical analysis of a clock jitter reduction circuit using gated phase blending between self-delayed clock edges","display_name":"Design and theoretical analysis of a clock jitter reduction circuit using gated phase blending between self-delayed clock edges","publication_year":2019,"publication_date":"2019-01-01","ids":{"openalex":"https://openalex.org/W2945975226","doi":"https://doi.org/10.1587/elex.16.20190218","mag":"2945975226"},"language":"en","primary_location":{"id":"doi:10.1587/elex.16.20190218","is_oa":true,"landing_page_url":"https://doi.org/10.1587/elex.16.20190218","pdf_url":"https://www.jstage.jst.go.jp/article/elex/16/13/16_16.20190218/_pdf","source":{"id":"https://openalex.org/S207433681","display_name":"IEICE Electronics Express","issn_l":"1349-2543","issn":["1349-2543","1349-9467"],"is_oa":true,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4320800604","host_organization_name":"Institute of Electronics, Information and Communication Engineers","host_organization_lineage":["https://openalex.org/P4320800604"],"host_organization_lineage_names":["Institute of Electronics, Information and Communication Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEICE Electronics Express","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"diamond","oa_url":"https://www.jstage.jst.go.jp/article/elex/16/13/16_16.20190218/_pdf","any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5056677721","display_name":"Kiichi Niitsu","orcid":"https://orcid.org/0000-0002-3813-3955"},"institutions":[{"id":"https://openalex.org/I60134161","display_name":"Nagoya University","ror":"https://ror.org/04chrp450","country_code":"JP","type":"education","lineage":["https://openalex.org/I60134161"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Kiichi Niitsu","raw_affiliation_strings":["Graduate School of Engineering, Nagoya University"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Graduate School of Engineering, Nagoya University","institution_ids":["https://openalex.org/I60134161"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5019563893","display_name":"Osamu Kobayashi","orcid":"https://orcid.org/0000-0001-8037-4624"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Osamu Kobayashi","raw_affiliation_strings":["STARC"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"STARC","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5010763159","display_name":"Takahiro Yamaguchi","orcid":"https://orcid.org/0000-0003-0325-8878"},"institutions":[{"id":"https://openalex.org/I165735259","display_name":"Gunma University","ror":"https://ror.org/046fm7598","country_code":"JP","type":"education","lineage":["https://openalex.org/I165735259"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Takahiro J. Yamaguchi","raw_affiliation_strings":["Graduate School of Engineering, Gunma University"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Graduate School of Engineering, Gunma University","institution_ids":["https://openalex.org/I165735259"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5101691738","display_name":"Haruo Kobayashi","orcid":"https://orcid.org/0000-0002-0990-5522"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Haruo Kobayashi","raw_affiliation_strings":["STARC"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"STARC","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":true,"cited_by_count":6,"citation_normalized_percentile":{"value":0.0363239,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":96,"max":97},"biblio":{"volume":"16","issue":"13","first_page":"20190218","last_page":"20190218"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10187","display_name":"Radio Frequency Integrated Circuit Design","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/jitter","display_name":"Jitter","score":0.9045311212539673},{"id":"https://openalex.org/keywords/clock-skew","display_name":"Clock skew","score":0.6503310799598694},{"id":"https://openalex.org/keywords/clock-gating","display_name":"Clock gating","score":0.6330381631851196},{"id":"https://openalex.org/keywords/cpu-multiplier","display_name":"CPU multiplier","score":0.6275761127471924},{"id":"https://openalex.org/keywords/clock-domain-crossing","display_name":"Clock domain crossing","score":0.6114125847816467},{"id":"https://openalex.org/keywords/static-timing-analysis","display_name":"Static timing analysis","score":0.5724009275436401},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5268023014068604},{"id":"https://openalex.org/keywords/reduction","display_name":"Reduction (mathematics)","score":0.495961993932724},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.4812590777873993},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.47441762685775757},{"id":"https://openalex.org/keywords/digital-clock-manager","display_name":"Digital clock manager","score":0.4673123061656952},{"id":"https://openalex.org/keywords/synchronous-circuit","display_name":"Synchronous circuit","score":0.4643796682357788},{"id":"https://openalex.org/keywords/offset","display_name":"Offset (computer science)","score":0.43277332186698914},{"id":"https://openalex.org/keywords/clock-signal","display_name":"Clock signal","score":0.28284186124801636},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.2299882173538208},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.17242085933685303}],"concepts":[{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.9045311212539673},{"id":"https://openalex.org/C60501442","wikidata":"https://www.wikidata.org/wiki/Q4382014","display_name":"Clock skew","level":4,"score":0.6503310799598694},{"id":"https://openalex.org/C22716491","wikidata":"https://www.wikidata.org/wiki/Q590170","display_name":"Clock gating","level":5,"score":0.6330381631851196},{"id":"https://openalex.org/C125576049","wikidata":"https://www.wikidata.org/wiki/Q2246273","display_name":"CPU multiplier","level":5,"score":0.6275761127471924},{"id":"https://openalex.org/C127204226","wikidata":"https://www.wikidata.org/wiki/Q5134799","display_name":"Clock domain crossing","level":5,"score":0.6114125847816467},{"id":"https://openalex.org/C93682380","wikidata":"https://www.wikidata.org/wiki/Q2025226","display_name":"Static timing analysis","level":2,"score":0.5724009275436401},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5268023014068604},{"id":"https://openalex.org/C111335779","wikidata":"https://www.wikidata.org/wiki/Q3454686","display_name":"Reduction (mathematics)","level":2,"score":0.495961993932724},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.4812590777873993},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.47441762685775757},{"id":"https://openalex.org/C113074038","wikidata":"https://www.wikidata.org/wiki/Q5276052","display_name":"Digital clock manager","level":5,"score":0.4673123061656952},{"id":"https://openalex.org/C42196554","wikidata":"https://www.wikidata.org/wiki/Q1186179","display_name":"Synchronous circuit","level":4,"score":0.4643796682357788},{"id":"https://openalex.org/C175291020","wikidata":"https://www.wikidata.org/wiki/Q1156822","display_name":"Offset (computer science)","level":2,"score":0.43277332186698914},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.28284186124801636},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.2299882173538208},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.17242085933685303},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1587/elex.16.20190218","is_oa":true,"landing_page_url":"https://doi.org/10.1587/elex.16.20190218","pdf_url":"https://www.jstage.jst.go.jp/article/elex/16/13/16_16.20190218/_pdf","source":{"id":"https://openalex.org/S207433681","display_name":"IEICE Electronics Express","issn_l":"1349-2543","issn":["1349-2543","1349-9467"],"is_oa":true,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4320800604","host_organization_name":"Institute of Electronics, Information and Communication Engineers","host_organization_lineage":["https://openalex.org/P4320800604"],"host_organization_lineage_names":["Institute of Electronics, Information and Communication Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEICE Electronics Express","raw_type":"journal-article"}],"best_oa_location":{"id":"doi:10.1587/elex.16.20190218","is_oa":true,"landing_page_url":"https://doi.org/10.1587/elex.16.20190218","pdf_url":"https://www.jstage.jst.go.jp/article/elex/16/13/16_16.20190218/_pdf","source":{"id":"https://openalex.org/S207433681","display_name":"IEICE Electronics Express","issn_l":"1349-2543","issn":["1349-2543","1349-9467"],"is_oa":true,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4320800604","host_organization_name":"Institute of Electronics, Information and Communication Engineers","host_organization_lineage":["https://openalex.org/P4320800604"],"host_organization_lineage_names":["Institute of Electronics, Information and Communication Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEICE Electronics Express","raw_type":"journal-article"},"sustainable_development_goals":[{"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7","score":0.5099999904632568}],"awards":[{"id":"https://openalex.org/G1209740323","display_name":null,"funder_award_id":"20226009","funder_id":"https://openalex.org/F4320320912","funder_display_name":"Ministry of Education, Culture, Sports, Science and Technology"},{"id":"https://openalex.org/G2677387458","display_name":null,"funder_award_id":"16H06088","funder_id":"https://openalex.org/F4320320912","funder_display_name":"Ministry of Education, Culture, Sports, Science and Technology"},{"id":"https://openalex.org/G4933134745","display_name":null,"funder_award_id":"152106004","funder_id":"https://openalex.org/F4320320912","funder_display_name":"Ministry of Education, Culture, Sports, Science and Technology"},{"id":"https://openalex.org/G6909609207","display_name":"A Scalable Time-Domain Sensor Integrated Circuit for High-Resolution Bioimaging","funder_award_id":"16H06088","funder_id":"https://openalex.org/F4320334764","funder_display_name":"Japan Society for the Promotion of Science"},{"id":"https://openalex.org/G8992080014","display_name":null,"funder_award_id":"152106004","funder_id":"https://openalex.org/F4320325628","funder_display_name":"Ministry of Internal Affairs and Communications"}],"funders":[{"id":"https://openalex.org/F4320309545","display_name":"Synopsys","ror":"https://ror.org/013by2m91"},{"id":"https://openalex.org/F4320320912","display_name":"Ministry of Education, Culture, Sports, Science and Technology","ror":"https://ror.org/048rj2z13"},{"id":"https://openalex.org/F4320325628","display_name":"Ministry of Internal Affairs and Communications","ror":"https://ror.org/00vs1pz50"},{"id":"https://openalex.org/F4320326575","display_name":"Toyota Physical and Chemical Research Institute","ror":"https://ror.org/03q75vf28"},{"id":"https://openalex.org/F4320334764","display_name":"Japan Society for the Promotion of Science","ror":"https://ror.org/00hhkn466"},{"id":"https://openalex.org/F4320335125","display_name":"RIKEN","ror":"https://ror.org/01sjwvz98"},{"id":"https://openalex.org/F4320338111","display_name":"Precursory Research for Embryonic Science and Technology","ror":null}],"has_content":{"grobid_xml":true,"pdf":true},"content_urls":{"pdf":"https://content.openalex.org/works/W2945975226.pdf","grobid_xml":"https://content.openalex.org/works/W2945975226.grobid-xml"},"referenced_works_count":31,"referenced_works":["https://openalex.org/W1965272013","https://openalex.org/W2022205778","https://openalex.org/W2040791110","https://openalex.org/W2045718689","https://openalex.org/W2046776718","https://openalex.org/W2060722620","https://openalex.org/W2087632825","https://openalex.org/W2101597431","https://openalex.org/W2103765032","https://openalex.org/W2119123494","https://openalex.org/W2181103586","https://openalex.org/W2519022190","https://openalex.org/W2618945521","https://openalex.org/W2619499676","https://openalex.org/W2619617534","https://openalex.org/W2723280270","https://openalex.org/W2766146228","https://openalex.org/W2767316752","https://openalex.org/W2783643258","https://openalex.org/W2790396048","https://openalex.org/W2791232652","https://openalex.org/W2795219563","https://openalex.org/W2802887626","https://openalex.org/W2810628925","https://openalex.org/W2883216168","https://openalex.org/W2893865784","https://openalex.org/W2900638144","https://openalex.org/W2916996132","https://openalex.org/W2935497178","https://openalex.org/W2954527548","https://openalex.org/W2955934680"],"related_works":["https://openalex.org/W2474747038","https://openalex.org/W3006003651","https://openalex.org/W4386968318","https://openalex.org/W2040807843","https://openalex.org/W2088914741","https://openalex.org/W4247180033","https://openalex.org/W2294981364","https://openalex.org/W2137310043","https://openalex.org/W2337711143","https://openalex.org/W2495024767"],"abstract_inverted_index":{"This":[0],"study":[1],"demonstrates":[2],"the":[3,16,21,31,40,45,83,90,145,154],"design":[4],"and":[5,87,113],"theoretical":[6],"analysis":[7,151],"of":[8,30,58,104,156],"a":[9,56,121],"clock":[10,23,32,38,42,73,142],"jitter":[11,51,133,157],"reduction":[12,130,158],"circuit":[13,101,147],"that":[14,25],"exploits":[15],"phase":[17,76,111],"blending":[18,36],"technique":[19],"between":[20],"uncorrelated":[22,37,72],"edges":[24,43],"are":[26,63],"self-delayed":[27],"by":[28,55,106,143],"multiples":[29],"cycle,":[33],"nT.":[34,98],"By":[35],"edges,":[39,74],"output":[41],"approach":[44],"ideal":[46,84,97],"timing":[47,50,132],"and,":[48],"thus,":[49],"can":[52],"be":[53],"reduced":[54],"factor":[57],"\u221a2":[59],"per":[60],"stage.":[61],"There":[62],"three":[64],"technical":[65],"challenges":[66],"to":[67,137],"realize":[68],"this:":[69],"1)":[70],"generating":[71],"2)":[75],"averaging":[77],"with":[78,120,148],"small":[79],"time":[80],"offset":[81],"from":[82,96,134],"center":[85],"position,":[86],"3)":[88],"minimizing":[89],"error":[91],"in":[92,131,140],"nT-delay":[93,115],"being":[94],"deviated":[95],"The":[99],"proposed":[100,146],"overcomes":[102],"each":[103],"these":[105],"exploiting":[107],"an":[108,127],"nT-delay,":[109],"gated":[110],"blending,":[112],"self-calibrated":[114],"elements,":[116],"respectively.":[117],"Measurement":[118],"results":[119],"180-nm":[122],"CMOS":[123],"prototype":[124],"chip":[125],"demonstrated":[126],"approximately":[128],"four-fold":[129],"30.2":[135],"ps":[136,139],"8.8":[138],"500-MHz":[141],"cascading":[144],"four-stages.":[149],"Theoretical":[150],"for":[152],"evaluating":[153],"limit":[155],"is":[159],"also":[160],"presented.":[161]},"counts_by_year":[{"year":2024,"cited_by_count":3},{"year":2023,"cited_by_count":3}],"updated_date":"2026-07-13T07:31:44.756512","created_date":"2025-10-10T00:00:00"}