{"id":"https://openalex.org/W2903805924","doi":"https://doi.org/10.1587/elex.15.20180858","title":"A resource and timing optimized PCIe DMA architecture using FPGA internal data buffer","display_name":"A resource and timing optimized PCIe DMA architecture using FPGA internal data buffer","publication_year":2018,"publication_date":"2018-12-10","ids":{"openalex":"https://openalex.org/W2903805924","doi":"https://doi.org/10.1587/elex.15.20180858","mag":"2903805924"},"language":"en","primary_location":{"id":"doi:10.1587/elex.15.20180858","is_oa":true,"landing_page_url":"https://doi.org/10.1587/elex.15.20180858","pdf_url":"https://www.jstage.jst.go.jp/article/elex/16/1/16_15.20180858/_pdf","source":{"id":"https://openalex.org/S207433681","display_name":"IEICE Electronics Express","issn_l":"1349-2543","issn":["1349-2543","1349-9467"],"is_oa":true,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4320800604","host_organization_name":"Institute of Electronics, Information and Communication Engineers","host_organization_lineage":["https://openalex.org/P4320800604"],"host_organization_lineage_names":["Institute of Electronics, Information and Communication Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEICE Electronics Express","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"diamond","oa_url":"https://www.jstage.jst.go.jp/article/elex/16/1/16_15.20180858/_pdf","any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5111066744","display_name":"Yingxiao Zhao","orcid":null},"institutions":[{"id":"https://openalex.org/I170215575","display_name":"National University of Defense Technology","ror":"https://ror.org/05d2yfz11","country_code":"CN","type":"education","lineage":["https://openalex.org/I170215575"]}],"countries":["CN"],"is_corresponding":true,"raw_author_name":"Yingxiao Zhao","raw_affiliation_strings":["National Key Laboratory of Science and Technology on ATR, National University of Defense Technology"],"affiliations":[{"raw_affiliation_string":"National Key Laboratory of Science and Technology on ATR, National University of Defense Technology","institution_ids":["https://openalex.org/I170215575"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100632655","display_name":"Xin Liu","orcid":"https://orcid.org/0000-0002-3084-7128"},"institutions":[{"id":"https://openalex.org/I170215575","display_name":"National University of Defense Technology","ror":"https://ror.org/05d2yfz11","country_code":"CN","type":"education","lineage":["https://openalex.org/I170215575"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Xin Liu","raw_affiliation_strings":["National Key Laboratory of Science and Technology on ATR, National University of Defense Technology"],"affiliations":[{"raw_affiliation_string":"National Key Laboratory of Science and Technology on ATR, National University of Defense Technology","institution_ids":["https://openalex.org/I170215575"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5035483620","display_name":"Jiong Yang","orcid":"https://orcid.org/0000-0002-4141-5398"},"institutions":[{"id":"https://openalex.org/I170215575","display_name":"National University of Defense Technology","ror":"https://ror.org/05d2yfz11","country_code":"CN","type":"education","lineage":["https://openalex.org/I170215575"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Jiong Yang","raw_affiliation_strings":["National Key Laboratory of Science and Technology on ATR, National University of Defense Technology"],"affiliations":[{"raw_affiliation_string":"National Key Laboratory of Science and Technology on ATR, National University of Defense Technology","institution_ids":["https://openalex.org/I170215575"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5111066744"],"corresponding_institution_ids":["https://openalex.org/I170215575"],"apc_list":null,"apc_paid":null,"fwci":0.5518,"has_fulltext":true,"cited_by_count":5,"citation_normalized_percentile":{"value":0.68859679,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":95},"biblio":{"volume":"16","issue":"1","first_page":"20180858","last_page":"20180858"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T12941","display_name":"Embedded Systems and FPGA Design","score":0.9984999895095825,"subfield":{"id":"https://openalex.org/subfields/2207","display_name":"Control and Systems Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T12941","display_name":"Embedded Systems and FPGA Design","score":0.9984999895095825,"subfield":{"id":"https://openalex.org/subfields/2207","display_name":"Control and Systems Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.994700014591217,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11181","display_name":"Advanced Data Storage Technologies","score":0.994700014591217,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/pci-express","display_name":"PCI Express","score":0.9561954140663147},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7426357269287109},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7020103931427002},{"id":"https://openalex.org/keywords/fifo","display_name":"FIFO (computing and electronics)","score":0.6290638446807861},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.6081109642982483},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.4779075086116791},{"id":"https://openalex.org/keywords/reliability","display_name":"Reliability (semiconductor)","score":0.44809699058532715},{"id":"https://openalex.org/keywords/direct-memory-access","display_name":"Direct memory access","score":0.43551886081695557},{"id":"https://openalex.org/keywords/buffer","display_name":"Buffer (optical fiber)","score":0.4167778789997101},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.22892406582832336}],"concepts":[{"id":"https://openalex.org/C64270927","wikidata":"https://www.wikidata.org/wiki/Q206924","display_name":"PCI Express","level":3,"score":0.9561954140663147},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7426357269287109},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7020103931427002},{"id":"https://openalex.org/C2777145635","wikidata":"https://www.wikidata.org/wiki/Q515636","display_name":"FIFO (computing and electronics)","level":2,"score":0.6290638446807861},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.6081109642982483},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.4779075086116791},{"id":"https://openalex.org/C43214815","wikidata":"https://www.wikidata.org/wiki/Q7310987","display_name":"Reliability (semiconductor)","level":3,"score":0.44809699058532715},{"id":"https://openalex.org/C37724790","wikidata":"https://www.wikidata.org/wiki/Q210813","display_name":"Direct memory access","level":3,"score":0.43551886081695557},{"id":"https://openalex.org/C145018004","wikidata":"https://www.wikidata.org/wiki/Q4985944","display_name":"Buffer (optical fiber)","level":2,"score":0.4167778789997101},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.22892406582832336},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C2776175482","wikidata":"https://www.wikidata.org/wiki/Q1195816","display_name":"Transfer (computing)","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1587/elex.15.20180858","is_oa":true,"landing_page_url":"https://doi.org/10.1587/elex.15.20180858","pdf_url":"https://www.jstage.jst.go.jp/article/elex/16/1/16_15.20180858/_pdf","source":{"id":"https://openalex.org/S207433681","display_name":"IEICE Electronics Express","issn_l":"1349-2543","issn":["1349-2543","1349-9467"],"is_oa":true,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4320800604","host_organization_name":"Institute of Electronics, Information and Communication Engineers","host_organization_lineage":["https://openalex.org/P4320800604"],"host_organization_lineage_names":["Institute of Electronics, Information and Communication Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEICE Electronics Express","raw_type":"journal-article"}],"best_oa_location":{"id":"doi:10.1587/elex.15.20180858","is_oa":true,"landing_page_url":"https://doi.org/10.1587/elex.15.20180858","pdf_url":"https://www.jstage.jst.go.jp/article/elex/16/1/16_15.20180858/_pdf","source":{"id":"https://openalex.org/S207433681","display_name":"IEICE Electronics Express","issn_l":"1349-2543","issn":["1349-2543","1349-9467"],"is_oa":true,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4320800604","host_organization_name":"Institute of Electronics, Information and Communication Engineers","host_organization_lineage":["https://openalex.org/P4320800604"],"host_organization_lineage_names":["Institute of Electronics, Information and Communication Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEICE Electronics Express","raw_type":"journal-article"},"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":true,"grobid_xml":true},"content_urls":{"pdf":"https://content.openalex.org/works/W2903805924.pdf","grobid_xml":"https://content.openalex.org/works/W2903805924.grobid-xml"},"referenced_works_count":10,"referenced_works":["https://openalex.org/W1804363539","https://openalex.org/W2029683391","https://openalex.org/W2035075845","https://openalex.org/W2126500760","https://openalex.org/W2152728924","https://openalex.org/W2174439657","https://openalex.org/W2401249903","https://openalex.org/W2762979098","https://openalex.org/W2783884097","https://openalex.org/W4230415189"],"related_works":["https://openalex.org/W3186016800","https://openalex.org/W2126948472","https://openalex.org/W2373968360","https://openalex.org/W4366380722","https://openalex.org/W2028730298","https://openalex.org/W2371871866","https://openalex.org/W2368139578","https://openalex.org/W2389862705","https://openalex.org/W2032327003","https://openalex.org/W4317402500"],"abstract_inverted_index":{"In":[0],"this":[1],"paper,":[2],"we":[3],"propose":[4],"a":[5,104,109],"resource":[6,78,116],"and":[7,53,108,148],"timing":[8,84,120],"optimized":[9,21],"PCIe":[10,22,39,96,132,142],"DMA":[11,23,46,50,81,97,133],"architecture":[12],"using":[13],"FPGA":[14,75,88,114],"internal":[15,76,92],"data":[16,35,60,98,134,143],"buffer":[17,36,61,99],"memory.":[18],"Firstly,":[19],"an":[20],"control":[24,112],"process":[25],"is":[26,42,64,122],"proposed,":[27],"focusing":[28],"on":[29],"reducing":[30,145],"the":[31,129,139,146],"capacity":[32,63],"of":[33,131,141,150],"required":[34],"memory":[37,62,77,93,115],"in":[38,87],"DMA,":[40],"which":[41],"realized":[43,102],"by":[44,66,90,103],"fastening":[45],"completion":[47],"response,":[48],"optimizing":[49],"register":[51],"configuration,":[52],"avoiding":[54],"conflicts":[55],"between":[56],"multiple":[57],"threads.":[58],"Required":[59],"reduced":[65],"97.6%":[67],"from":[68,124],"24.10":[69],"MB":[70],"to":[71,126],"0.56":[72],"MB,":[73],"making":[74],"enough":[79],"for":[80],"transmission.":[82,135],"Secondly,":[83],"failure":[85,121],"problems":[86],"caused":[89],"large":[91],"utilization":[94,117],"as":[95],"are":[100],"solved,":[101],"timing-optimized":[105],"FIFO":[106,111],"structure":[107],"low-delay":[110],"mechanism.":[113],"rate":[118],"without":[119],"increased":[123],"12.4%":[125],"100%,":[127],"ensuring":[128],"reliability":[130],"This":[136],"paper":[137],"expands":[138],"application":[140],"transmission,":[144],"cost":[147],"complexity":[149],"relevant":[151],"circuit":[152],"design.":[153]},"counts_by_year":[{"year":2024,"cited_by_count":1},{"year":2023,"cited_by_count":1},{"year":2021,"cited_by_count":2},{"year":2020,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}