{"id":"https://openalex.org/W2811054103","doi":"https://doi.org/10.1587/elex.15.20180552","title":"Design of power efficient stable 1-bit full adder circuit","display_name":"Design of power efficient stable 1-bit full adder circuit","publication_year":2018,"publication_date":"2018-01-01","ids":{"openalex":"https://openalex.org/W2811054103","doi":"https://doi.org/10.1587/elex.15.20180552","mag":"2811054103"},"language":"en","primary_location":{"id":"doi:10.1587/elex.15.20180552","is_oa":true,"landing_page_url":"https://doi.org/10.1587/elex.15.20180552","pdf_url":"https://www.jstage.jst.go.jp/article/elex/15/14/15_15.20180552/_pdf","source":{"id":"https://openalex.org/S207433681","display_name":"IEICE Electronics Express","issn_l":"1349-2543","issn":["1349-2543","1349-9467"],"is_oa":true,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4320800604","host_organization_name":"Institute of Electronics, Information and Communication Engineers","host_organization_lineage":["https://openalex.org/P4320800604"],"host_organization_lineage_names":["Institute of Electronics, Information and Communication Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEICE Electronics Express","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"diamond","oa_url":"https://www.jstage.jst.go.jp/article/elex/15/14/15_15.20180552/_pdf","any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5001216664","display_name":"S. Subramaniam","orcid":null},"institutions":[{"id":"https://openalex.org/I173029219","display_name":"Multimedia University","ror":"https://ror.org/04zrbnc33","country_code":"MY","type":"education","lineage":["https://openalex.org/I173029219"]}],"countries":["MY"],"is_corresponding":false,"raw_author_name":"Shahmini Subramaniam","raw_affiliation_strings":["Digital VLSI Design Research Group, Faculty of Engineering and Technology, Multimedia University"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Digital VLSI Design Research Group, Faculty of Engineering and Technology, Multimedia University","institution_ids":["https://openalex.org/I173029219"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100727879","display_name":"Ajay Singh","orcid":"https://orcid.org/0000-0003-2933-4058"},"institutions":[{"id":"https://openalex.org/I173029219","display_name":"Multimedia University","ror":"https://ror.org/04zrbnc33","country_code":"MY","type":"education","lineage":["https://openalex.org/I173029219"]}],"countries":["MY"],"is_corresponding":false,"raw_author_name":"Ajay Kumar Singh","raw_affiliation_strings":["Digital VLSI Design Research Group, Faculty of Engineering and Technology, Multimedia University"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Digital VLSI Design Research Group, Faculty of Engineering and Technology, Multimedia University","institution_ids":["https://openalex.org/I173029219"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5061874280","display_name":"G. Ramana Murthy","orcid":"https://orcid.org/0000-0002-3556-9294"},"institutions":[{"id":"https://openalex.org/I173029219","display_name":"Multimedia University","ror":"https://ror.org/04zrbnc33","country_code":"MY","type":"education","lineage":["https://openalex.org/I173029219"]}],"countries":["MY"],"is_corresponding":false,"raw_author_name":"Gajula Ramana Murthy","raw_affiliation_strings":["Digital VLSI Design Research Group, Faculty of Engineering and Technology, Multimedia University"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Digital VLSI Design Research Group, Faculty of Engineering and Technology, Multimedia University","institution_ids":["https://openalex.org/I173029219"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I173029219"],"apc_list":null,"apc_paid":null,"fwci":0.1263,"has_fulltext":true,"cited_by_count":2,"citation_normalized_percentile":{"value":0.46002642,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":"15","issue":"14","first_page":"20180552","last_page":"20180552"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9979000091552734,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9945999979972839,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/adder","display_name":"Adder","score":0.8607859015464783},{"id":"https://openalex.org/keywords/bit","display_name":"Bit (key)","score":0.6555257439613342},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.593510091304779},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.5602859854698181},{"id":"https://openalex.org/keywords/serial-binary-adder","display_name":"Serial binary adder","score":0.4862017035484314},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.4771104156970978},{"id":"https://openalex.org/keywords/arithmetic","display_name":"Arithmetic","score":0.45825493335723877},{"id":"https://openalex.org/keywords/4-bit","display_name":"4-bit","score":0.4407675564289093},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.32796820998191833},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.16632086038589478},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.15978017449378967},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.10466364026069641},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.08488103747367859}],"concepts":[{"id":"https://openalex.org/C164620267","wikidata":"https://www.wikidata.org/wiki/Q376953","display_name":"Adder","level":3,"score":0.8607859015464783},{"id":"https://openalex.org/C117011727","wikidata":"https://www.wikidata.org/wiki/Q1278488","display_name":"Bit (key)","level":2,"score":0.6555257439613342},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.593510091304779},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.5602859854698181},{"id":"https://openalex.org/C116206932","wikidata":"https://www.wikidata.org/wiki/Q7454686","display_name":"Serial binary adder","level":4,"score":0.4862017035484314},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4771104156970978},{"id":"https://openalex.org/C94375191","wikidata":"https://www.wikidata.org/wiki/Q11205","display_name":"Arithmetic","level":1,"score":0.45825493335723877},{"id":"https://openalex.org/C194986542","wikidata":"https://www.wikidata.org/wiki/Q229932","display_name":"4-bit","level":3,"score":0.4407675564289093},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.32796820998191833},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.16632086038589478},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.15978017449378967},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.10466364026069641},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.08488103747367859},{"id":"https://openalex.org/C38652104","wikidata":"https://www.wikidata.org/wiki/Q3510521","display_name":"Computer security","level":1,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1587/elex.15.20180552","is_oa":true,"landing_page_url":"https://doi.org/10.1587/elex.15.20180552","pdf_url":"https://www.jstage.jst.go.jp/article/elex/15/14/15_15.20180552/_pdf","source":{"id":"https://openalex.org/S207433681","display_name":"IEICE Electronics Express","issn_l":"1349-2543","issn":["1349-2543","1349-9467"],"is_oa":true,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4320800604","host_organization_name":"Institute of Electronics, Information and Communication Engineers","host_organization_lineage":["https://openalex.org/P4320800604"],"host_organization_lineage_names":["Institute of Electronics, Information and Communication Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEICE Electronics Express","raw_type":"journal-article"},{"id":"pmh:oai:shdl.mmu.edu.my:7527","is_oa":false,"landing_page_url":null,"pdf_url":null,"source":{"id":"https://openalex.org/S4377196753","display_name":"Siti Hasmah Digital Library-MMU Institutiona Repository (Multimedia University)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I173029219","host_organization_name":"Multimedia University","host_organization_lineage":["https://openalex.org/I173029219"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"acceptedVersion","is_accepted":true,"is_published":false,"raw_source_name":null,"raw_type":"Article"}],"best_oa_location":{"id":"doi:10.1587/elex.15.20180552","is_oa":true,"landing_page_url":"https://doi.org/10.1587/elex.15.20180552","pdf_url":"https://www.jstage.jst.go.jp/article/elex/15/14/15_15.20180552/_pdf","source":{"id":"https://openalex.org/S207433681","display_name":"IEICE Electronics Express","issn_l":"1349-2543","issn":["1349-2543","1349-9467"],"is_oa":true,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4320800604","host_organization_name":"Institute of Electronics, Information and Communication Engineers","host_organization_lineage":["https://openalex.org/P4320800604"],"host_organization_lineage_names":["Institute of Electronics, Information and Communication Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEICE Electronics Express","raw_type":"journal-article"},"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy","score":0.8999999761581421}],"awards":[],"funders":[],"has_content":{"pdf":true,"grobid_xml":true},"content_urls":{"pdf":"https://content.openalex.org/works/W2811054103.pdf","grobid_xml":"https://content.openalex.org/works/W2811054103.grobid-xml"},"referenced_works_count":11,"referenced_works":["https://openalex.org/W1484906633","https://openalex.org/W1643678676","https://openalex.org/W2026576946","https://openalex.org/W2032646938","https://openalex.org/W2114508491","https://openalex.org/W2125432937","https://openalex.org/W2585713259","https://openalex.org/W2612737844","https://openalex.org/W2734839097","https://openalex.org/W2771263609","https://openalex.org/W2783294766"],"related_works":["https://openalex.org/W2013839957","https://openalex.org/W3166220017","https://openalex.org/W2950842282","https://openalex.org/W2555468383","https://openalex.org/W2527584300","https://openalex.org/W2610514210","https://openalex.org/W2395826134","https://openalex.org/W2394021504","https://openalex.org/W2778973728","https://openalex.org/W2182007062"],"abstract_inverted_index":{"This":[0],"paper":[1],"presents":[2],"design":[3],"of":[4],"14-T":[5],"1-bit":[6],"full":[7],"adder":[8],"power":[9,22],"efficient":[10],"Pass":[11],"Transistor":[12],"Logic":[13],"(PTL)":[14],"based":[15],"stable":[16],"circuit.":[17],"Due":[18],"to":[19],"compact":[20],"architecture,":[21],"consumption":[23],"is":[24,28,37],"low":[25],"and":[26],"response":[27],"faster.":[29],"MC":[30],"(Monte":[31],"Carlo)":[32],"shows":[33],"that":[34],"the":[35],"circuit":[36],"more":[38],"reliable":[39],"against":[40],"any":[41],"statistical":[42],"variations.":[43]},"counts_by_year":[{"year":2022,"cited_by_count":1},{"year":2019,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}