{"id":"https://openalex.org/W2804023517","doi":"https://doi.org/10.1587/elex.15.20180376","title":"Impact of mutual inductance on timing in nano-scale SoC","display_name":"Impact of mutual inductance on timing in nano-scale SoC","publication_year":2018,"publication_date":"2018-01-01","ids":{"openalex":"https://openalex.org/W2804023517","doi":"https://doi.org/10.1587/elex.15.20180376","mag":"2804023517"},"language":"en","primary_location":{"id":"doi:10.1587/elex.15.20180376","is_oa":true,"landing_page_url":"https://doi.org/10.1587/elex.15.20180376","pdf_url":"https://www.jstage.jst.go.jp/article/elex/15/11/15_15.20180376/_pdf","source":{"id":"https://openalex.org/S207433681","display_name":"IEICE Electronics Express","issn_l":"1349-2543","issn":["1349-2543","1349-9467"],"is_oa":true,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4320800604","host_organization_name":"Institute of Electronics, Information and Communication Engineers","host_organization_lineage":["https://openalex.org/P4320800604"],"host_organization_lineage_names":["Institute of Electronics, Information and Communication Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEICE Electronics Express","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"diamond","oa_url":"https://www.jstage.jst.go.jp/article/elex/15/11/15_15.20180376/_pdf","any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5112096220","display_name":"Kazuyuki Sakata","orcid":null},"institutions":[{"id":"https://openalex.org/I75636454","display_name":"Renesas Electronics (United States)","ror":"https://ror.org/014775w70","country_code":"US","type":"company","lineage":["https://openalex.org/I4210153176","https://openalex.org/I75636454"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Kazuyuki Sakata","raw_affiliation_strings":["JEITA Semiconductor & System Design Technical Committee","Renesas Electronics Corp"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"JEITA Semiconductor & System Design Technical Committee","institution_ids":[]},{"raw_affiliation_string":"Renesas Electronics Corp","institution_ids":["https://openalex.org/I75636454"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5090477551","display_name":"Takashi Hasegawa","orcid":"https://orcid.org/0000-0003-0147-506X"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Takashi Hasegawa","raw_affiliation_strings":["JEITA Semiconductor & System Design Technical Committee","Sony LSI Design"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"JEITA Semiconductor & System Design Technical Committee","institution_ids":[]},{"raw_affiliation_string":"Sony LSI Design","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5108617943","display_name":"Kouji Ichikawa","orcid":null},"institutions":[{"id":"https://openalex.org/I67530263","display_name":"Denso (United States)","ror":"https://ror.org/02w314k38","country_code":"US","type":"company","lineage":["https://openalex.org/I4210132650","https://openalex.org/I67530263"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Kouji Ichikawa","raw_affiliation_strings":["DENSO CORPORATION","JEITA Semiconductor & System Design Technical Committee"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"DENSO CORPORATION","institution_ids":["https://openalex.org/I67530263"]},{"raw_affiliation_string":"JEITA Semiconductor & System Design Technical Committee","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5067005883","display_name":"Toshiki Kanamoto","orcid":"https://orcid.org/0000-0002-6326-6960"},"institutions":[{"id":"https://openalex.org/I146516829","display_name":"Hirosaki University","ror":"https://ror.org/02syg0q74","country_code":"JP","type":"education","lineage":["https://openalex.org/I146516829"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Toshiki Kanamoto","raw_affiliation_strings":["Hirosaki University","JEITA Semiconductor & System Design Technical Committee"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Hirosaki University","institution_ids":["https://openalex.org/I146516829"]},{"raw_affiliation_string":"JEITA Semiconductor & System Design Technical Committee","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":4,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.1309,"has_fulltext":true,"cited_by_count":2,"citation_normalized_percentile":{"value":0.4701722,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":"15","issue":"11","first_page":"20180376","last_page":"20180376"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/inductance","display_name":"Inductance","score":0.9143075942993164},{"id":"https://openalex.org/keywords/interconnection","display_name":"Interconnection","score":0.7095838785171509},{"id":"https://openalex.org/keywords/rlc-circuit","display_name":"RLC circuit","score":0.690290629863739},{"id":"https://openalex.org/keywords/equivalent-series-inductance","display_name":"Equivalent series inductance","score":0.6389932632446289},{"id":"https://openalex.org/keywords/capacitance","display_name":"Capacitance","score":0.6353205442428589},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5749096870422363},{"id":"https://openalex.org/keywords/power-network-design","display_name":"Power network design","score":0.4915848672389984},{"id":"https://openalex.org/keywords/scale","display_name":"Scale (ratio)","score":0.49030640721321106},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.48286038637161255},{"id":"https://openalex.org/keywords/signal","display_name":"SIGNAL (programming language)","score":0.4475661516189575},{"id":"https://openalex.org/keywords/set","display_name":"Set (abstract data type)","score":0.41020381450653076},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.40280452370643616},{"id":"https://openalex.org/keywords/control-theory","display_name":"Control theory (sociology)","score":0.3622072637081146},{"id":"https://openalex.org/keywords/topology","display_name":"Topology (electrical circuits)","score":0.3329842984676361},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.26010361313819885},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.25929850339889526},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.25086620450019836},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.18356263637542725},{"id":"https://openalex.org/keywords/capacitor","display_name":"Capacitor","score":0.11678138375282288},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.09367182850837708}],"concepts":[{"id":"https://openalex.org/C29210110","wikidata":"https://www.wikidata.org/wiki/Q177897","display_name":"Inductance","level":3,"score":0.9143075942993164},{"id":"https://openalex.org/C123745756","wikidata":"https://www.wikidata.org/wiki/Q1665949","display_name":"Interconnection","level":2,"score":0.7095838785171509},{"id":"https://openalex.org/C89880566","wikidata":"https://www.wikidata.org/wiki/Q323477","display_name":"RLC circuit","level":4,"score":0.690290629863739},{"id":"https://openalex.org/C141490761","wikidata":"https://www.wikidata.org/wiki/Q5384728","display_name":"Equivalent series inductance","level":4,"score":0.6389932632446289},{"id":"https://openalex.org/C30066665","wikidata":"https://www.wikidata.org/wiki/Q164399","display_name":"Capacitance","level":3,"score":0.6353205442428589},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5749096870422363},{"id":"https://openalex.org/C164565468","wikidata":"https://www.wikidata.org/wiki/Q7236535","display_name":"Power network design","level":3,"score":0.4915848672389984},{"id":"https://openalex.org/C2778755073","wikidata":"https://www.wikidata.org/wiki/Q10858537","display_name":"Scale (ratio)","level":2,"score":0.49030640721321106},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.48286038637161255},{"id":"https://openalex.org/C2779843651","wikidata":"https://www.wikidata.org/wiki/Q7390335","display_name":"SIGNAL (programming language)","level":2,"score":0.4475661516189575},{"id":"https://openalex.org/C177264268","wikidata":"https://www.wikidata.org/wiki/Q1514741","display_name":"Set (abstract data type)","level":2,"score":0.41020381450653076},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.40280452370643616},{"id":"https://openalex.org/C47446073","wikidata":"https://www.wikidata.org/wiki/Q5165890","display_name":"Control theory (sociology)","level":3,"score":0.3622072637081146},{"id":"https://openalex.org/C184720557","wikidata":"https://www.wikidata.org/wiki/Q7825049","display_name":"Topology (electrical circuits)","level":2,"score":0.3329842984676361},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.26010361313819885},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.25929850339889526},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.25086620450019836},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.18356263637542725},{"id":"https://openalex.org/C52192207","wikidata":"https://www.wikidata.org/wiki/Q5322","display_name":"Capacitor","level":3,"score":0.11678138375282288},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.09367182850837708},{"id":"https://openalex.org/C17525397","wikidata":"https://www.wikidata.org/wiki/Q176140","display_name":"Electrode","level":2,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.0},{"id":"https://openalex.org/C2775924081","wikidata":"https://www.wikidata.org/wiki/Q55608371","display_name":"Control (management)","level":2,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1587/elex.15.20180376","is_oa":true,"landing_page_url":"https://doi.org/10.1587/elex.15.20180376","pdf_url":"https://www.jstage.jst.go.jp/article/elex/15/11/15_15.20180376/_pdf","source":{"id":"https://openalex.org/S207433681","display_name":"IEICE Electronics Express","issn_l":"1349-2543","issn":["1349-2543","1349-9467"],"is_oa":true,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4320800604","host_organization_name":"Institute of Electronics, Information and Communication Engineers","host_organization_lineage":["https://openalex.org/P4320800604"],"host_organization_lineage_names":["Institute of Electronics, Information and Communication Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEICE Electronics Express","raw_type":"journal-article"}],"best_oa_location":{"id":"doi:10.1587/elex.15.20180376","is_oa":true,"landing_page_url":"https://doi.org/10.1587/elex.15.20180376","pdf_url":"https://www.jstage.jst.go.jp/article/elex/15/11/15_15.20180376/_pdf","source":{"id":"https://openalex.org/S207433681","display_name":"IEICE Electronics Express","issn_l":"1349-2543","issn":["1349-2543","1349-9467"],"is_oa":true,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4320800604","host_organization_name":"Institute of Electronics, Information and Communication Engineers","host_organization_lineage":["https://openalex.org/P4320800604"],"host_organization_lineage_names":["Institute of Electronics, Information and Communication Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEICE Electronics Express","raw_type":"journal-article"},"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":true,"grobid_xml":true},"content_urls":{"pdf":"https://content.openalex.org/works/W2804023517.pdf","grobid_xml":"https://content.openalex.org/works/W2804023517.grobid-xml"},"referenced_works_count":14,"referenced_works":["https://openalex.org/W264431213","https://openalex.org/W1990995275","https://openalex.org/W1992344223","https://openalex.org/W2014482143","https://openalex.org/W2108368155","https://openalex.org/W2126796211","https://openalex.org/W2155698516","https://openalex.org/W2167478831","https://openalex.org/W2175245357","https://openalex.org/W2257934238","https://openalex.org/W2583507132","https://openalex.org/W4237119735","https://openalex.org/W4241389239","https://openalex.org/W4246207504"],"related_works":["https://openalex.org/W2105517597","https://openalex.org/W2125603862","https://openalex.org/W2107915259","https://openalex.org/W2144699832","https://openalex.org/W2165232477","https://openalex.org/W2134821356","https://openalex.org/W2116268013","https://openalex.org/W2804023517","https://openalex.org/W2098126866","https://openalex.org/W1992344223"],"abstract_inverted_index":{"This":[0],"paper":[1],"investigates":[2],"the":[3,37,44,79],"impact":[4],"of":[5,57],"mutual":[6],"inductance":[7,18],"(M)":[8],"on":[9,26],"interconnect":[10],"signal":[11],"delay":[12,47],"estimation":[13],"according":[14],"to":[15,33,78],"resistance":[16],"(R),":[17],"(L),":[19],"and":[20,35,50,72],"capacitance":[21],"(C)":[22],"in":[23,46],"nano-scale":[24],"system":[25],"a":[27,31,55],"chip":[28],"(SoC),":[29],"suggesting":[30],"method":[32,76],"predict":[34],"suppress":[36],"impact.":[38],"The":[39,74],"proposed":[40,75],"methodology":[41],"first":[42],"calculates":[43],"difference":[45],"between":[48],"RLC":[49],"RLMC":[51],"wire":[52,70],"models":[53],"for":[54],"set":[56],"parameter":[58],"variations,":[59],"then":[60],"builds":[61],"response":[62],"surface":[63],"functions":[64],"(RSF)":[65],"using":[66],"physical":[67],"parameters":[68],"including":[69],"width":[71],"spacing.":[73],"contributes":[77],"following":[80],"actions.":[81]},"counts_by_year":[{"year":2023,"cited_by_count":1},{"year":2020,"cited_by_count":1}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}