{"id":"https://openalex.org/W2800960409","doi":"https://doi.org/10.1587/elex.15.20180330","title":"Application specific cache design using STT-RAM based block-RAM for FPGA-based soft processors","display_name":"Application specific cache design using STT-RAM based block-RAM for FPGA-based soft processors","publication_year":2018,"publication_date":"2018-01-01","ids":{"openalex":"https://openalex.org/W2800960409","doi":"https://doi.org/10.1587/elex.15.20180330","mag":"2800960409"},"language":"en","primary_location":{"id":"doi:10.1587/elex.15.20180330","is_oa":true,"landing_page_url":"https://doi.org/10.1587/elex.15.20180330","pdf_url":"https://www.jstage.jst.go.jp/article/elex/15/10/15_15.20180330/_pdf","source":{"id":"https://openalex.org/S207433681","display_name":"IEICE Electronics Express","issn_l":"1349-2543","issn":["1349-2543","1349-9467"],"is_oa":true,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4320800604","host_organization_name":"Institute of Electronics, Information and Communication Engineers","host_organization_lineage":["https://openalex.org/P4320800604"],"host_organization_lineage_names":["Institute of Electronics, Information and Communication Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEICE Electronics Express","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"diamond","oa_url":"https://www.jstage.jst.go.jp/article/elex/15/10/15_15.20180330/_pdf","any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5100699674","display_name":"Hyunwoo Park","orcid":"https://orcid.org/0000-0001-9818-217X"},"institutions":[{"id":"https://openalex.org/I148751991","display_name":"Sogang University","ror":"https://ror.org/056tn4839","country_code":"KR","type":"education","lineage":["https://openalex.org/I148751991"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Hyunwoo Park","raw_affiliation_strings":["Department of Computer Engineering, Sogang University"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Computer Engineering, Sogang University","institution_ids":["https://openalex.org/I148751991"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5056770168","display_name":"Hyun So","orcid":null},"institutions":[{"id":"https://openalex.org/I148751991","display_name":"Sogang University","ror":"https://ror.org/056tn4839","country_code":"KR","type":"education","lineage":["https://openalex.org/I148751991"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Hyun So","raw_affiliation_strings":["Department of Computer Engineering, Sogang University"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Computer Engineering, Sogang University","institution_ids":["https://openalex.org/I148751991"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5001698754","display_name":"Hyuk\u2010Jun Lee","orcid":"https://orcid.org/0000-0003-2981-0800"},"institutions":[{"id":"https://openalex.org/I148751991","display_name":"Sogang University","ror":"https://ror.org/056tn4839","country_code":"KR","type":"education","lineage":["https://openalex.org/I148751991"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Hyukjun Lee","raw_affiliation_strings":["Department of Computer Engineering, Sogang University"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Computer Engineering, Sogang University","institution_ids":["https://openalex.org/I148751991"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.4751,"has_fulltext":true,"cited_by_count":3,"citation_normalized_percentile":{"value":0.61479003,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":"15","issue":"10","first_page":"20180330","last_page":"20180330"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12326","display_name":"Network Packet Processing and Optimization","score":0.9987999796867371,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7337474226951599},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7109482288360596},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.6044504642486572},{"id":"https://openalex.org/keywords/block","display_name":"Block (permutation group theory)","score":0.5964489579200745},{"id":"https://openalex.org/keywords/cache","display_name":"Cache","score":0.5923506617546082},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.5211493968963623},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.5173415541648865},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.4371907711029053}],"concepts":[{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7337474226951599},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7109482288360596},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.6044504642486572},{"id":"https://openalex.org/C2777210771","wikidata":"https://www.wikidata.org/wiki/Q4927124","display_name":"Block (permutation group theory)","level":2,"score":0.5964489579200745},{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.5923506617546082},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.5211493968963623},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.5173415541648865},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4371907711029053},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1587/elex.15.20180330","is_oa":true,"landing_page_url":"https://doi.org/10.1587/elex.15.20180330","pdf_url":"https://www.jstage.jst.go.jp/article/elex/15/10/15_15.20180330/_pdf","source":{"id":"https://openalex.org/S207433681","display_name":"IEICE Electronics Express","issn_l":"1349-2543","issn":["1349-2543","1349-9467"],"is_oa":true,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4320800604","host_organization_name":"Institute of Electronics, Information and Communication Engineers","host_organization_lineage":["https://openalex.org/P4320800604"],"host_organization_lineage_names":["Institute of Electronics, Information and Communication Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEICE Electronics Express","raw_type":"journal-article"}],"best_oa_location":{"id":"doi:10.1587/elex.15.20180330","is_oa":true,"landing_page_url":"https://doi.org/10.1587/elex.15.20180330","pdf_url":"https://www.jstage.jst.go.jp/article/elex/15/10/15_15.20180330/_pdf","source":{"id":"https://openalex.org/S207433681","display_name":"IEICE Electronics Express","issn_l":"1349-2543","issn":["1349-2543","1349-9467"],"is_oa":true,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4320800604","host_organization_name":"Institute of Electronics, Information and Communication Engineers","host_organization_lineage":["https://openalex.org/P4320800604"],"host_organization_lineage_names":["Institute of Electronics, Information and Communication Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEICE Electronics Express","raw_type":"journal-article"},"sustainable_development_goals":[{"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7","score":0.6200000047683716}],"awards":[],"funders":[],"has_content":{"pdf":true,"grobid_xml":true},"content_urls":{"pdf":"https://content.openalex.org/works/W2800960409.pdf","grobid_xml":"https://content.openalex.org/works/W2800960409.grobid-xml"},"referenced_works_count":9,"referenced_works":["https://openalex.org/W1686420892","https://openalex.org/W1995348478","https://openalex.org/W2006483103","https://openalex.org/W2010202670","https://openalex.org/W2016889342","https://openalex.org/W2032094184","https://openalex.org/W2036853599","https://openalex.org/W2151567632","https://openalex.org/W4232751114"],"related_works":["https://openalex.org/W2111241003","https://openalex.org/W4200391368","https://openalex.org/W2355315220","https://openalex.org/W2210979487","https://openalex.org/W2074043759","https://openalex.org/W2373535795","https://openalex.org/W2082487009","https://openalex.org/W1967938402","https://openalex.org/W2386041993","https://openalex.org/W1608572506"],"abstract_inverted_index":{"As":[0],"many":[1],"emerging":[2],"applications":[3],"use":[4],"FPGAs":[5,19],"for":[6,78,94,152,204],"acceleration":[7],"(e.g.":[8],"deep":[9],"learning,":[10],"data":[11],"mining),":[12],"designing":[13],"highly-optimized":[14],"application-specific":[15],"soft":[16,30,79,206],"processors":[17,80,90],"on":[18,164],"gets":[20],"much":[21],"attention.":[22],"Cache":[23],"is":[24,33,91,145,201],"an":[25],"important":[26],"component":[27],"of":[28,121,127,141,186],"the":[29,95,119,138,156,205],"processor,":[31],"which":[32,52],"built":[34],"from":[35,44],"Block-RAMs":[36],"(BRAMs)":[37],"in":[38,88,130],"FPGAs.":[39],"SRAM":[40,82,198],"based":[41,61,99,143],"BRAMs":[42,77],"suffer":[43],"high":[45,58],"static":[46],"power":[47,125,161],"consumption":[48,126],"and":[49,83,124,155,162,168,170,180,199],"area":[50,163],"penalty,":[51],"prevents":[53],"implementing":[54],"large":[55],"caches":[56,116],"with":[57,75,97,148,197],"associativity.":[59],"STT-RAM":[60,84,98,142,200],"BRAM":[62,107,144],"may":[63],"be":[64],"a":[65,106,187,194],"good":[66],"solution":[67],"to":[68,175],"these":[69],"issues.":[70],"However,":[71],"existing":[72],"cache":[73,86,96,154,158,196],"design":[74,87],"SRAM-based":[76],"or":[81],"hybrid":[85,195],"conventional":[89],"not":[92,202],"suitable":[93],"BRAMs.":[100],"In":[101,189],"this":[102],"paper,":[103],"we":[104,135,191],"propose":[105],"allocation":[108],"method":[109],"that":[110,137,193],"can":[111],"effectively":[112],"implement":[113],"highly":[114],"set-associative":[115],"whereas":[117],"reducing":[118],"impact":[120],"long":[122],"delays":[123],"write":[128],"operations":[129],"STT-RAM.":[131],"Using":[132],"our":[133],"framework,":[134],"show":[136,192],"optimal":[139],"size":[140],"1":[146],"KB":[147],"64-bit":[149],"IO":[150],"width":[151],"soft-processor":[153],"proposed":[157],"structure":[159],"reduces":[160,171],"average":[165],"by":[166,173],"55.3%":[167],"76.9%,":[169],"runtime":[172],"up":[174],"15.6%.":[176],"Supporting":[177],"diverse":[178],"sizes":[179],"associativity":[181],"enables":[182],"application":[183],"specific":[184],"optimization":[185],"cache.":[188],"addition,":[190],"recommended":[203],"processor.":[207]},"counts_by_year":[{"year":2023,"cited_by_count":1},{"year":2021,"cited_by_count":1},{"year":2019,"cited_by_count":1}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}