{"id":"https://openalex.org/W2798019665","doi":"https://doi.org/10.1587/elex.15.20180175","title":"Phase difference analysis technique for parametric faults BIST in CMOS analog circuits","display_name":"Phase difference analysis technique for parametric faults BIST in CMOS analog circuits","publication_year":2018,"publication_date":"2018-01-01","ids":{"openalex":"https://openalex.org/W2798019665","doi":"https://doi.org/10.1587/elex.15.20180175","mag":"2798019665"},"language":"en","primary_location":{"id":"doi:10.1587/elex.15.20180175","is_oa":true,"landing_page_url":"https://doi.org/10.1587/elex.15.20180175","pdf_url":"https://www.jstage.jst.go.jp/article/elex/15/9/15_15.20180175/_pdf","source":{"id":"https://openalex.org/S207433681","display_name":"IEICE Electronics Express","issn_l":"1349-2543","issn":["1349-2543","1349-9467"],"is_oa":true,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4320800604","host_organization_name":"Institute of Electronics, Information and Communication Engineers","host_organization_lineage":["https://openalex.org/P4320800604"],"host_organization_lineage_names":["Institute of Electronics, Information and Communication Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEICE Electronics Express","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"diamond","oa_url":"https://www.jstage.jst.go.jp/article/elex/15/9/15_15.20180175/_pdf","any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5074755617","display_name":"Chatchai Wannaboon","orcid":"https://orcid.org/0000-0002-0852-5050"},"institutions":[{"id":"https://openalex.org/I35568498","display_name":"Kochi University of Technology","ror":"https://ror.org/00rghrr56","country_code":"JP","type":"education","lineage":["https://openalex.org/I35568498"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Chatchai Wannaboon","raw_affiliation_strings":["VLSI Design and Automotion Research Laboratory, Kochi University of Technology"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"VLSI Design and Automotion Research Laboratory, Kochi University of Technology","institution_ids":["https://openalex.org/I35568498"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5080547276","display_name":"Nattagit Jiteurtragool","orcid":null},"institutions":[{"id":"https://openalex.org/I35568498","display_name":"Kochi University of Technology","ror":"https://ror.org/00rghrr56","country_code":"JP","type":"education","lineage":["https://openalex.org/I35568498"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Nattagit Jiteurtragool","raw_affiliation_strings":["VLSI Design and Automotion Research Laboratory, Kochi University of Technology"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"VLSI Design and Automotion Research Laboratory, Kochi University of Technology","institution_ids":["https://openalex.org/I35568498"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5052841412","display_name":"Wimol San-Um","orcid":null},"institutions":[{"id":"https://openalex.org/I28469333","display_name":"Thai-Nichi Institute of Technology","ror":"https://ror.org/05te8rc78","country_code":"TH","type":"education","lineage":["https://openalex.org/I28469333"]}],"countries":["TH"],"is_corresponding":false,"raw_author_name":"Wimol San-Um","raw_affiliation_strings":["Center of Excellence in Intelligent System Integration, Thai-Nichi Institute of Technology"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Center of Excellence in Intelligent System Integration, Thai-Nichi Institute of Technology","institution_ids":["https://openalex.org/I28469333"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5112717975","display_name":"Masayoshi Tachibana","orcid":null},"institutions":[{"id":"https://openalex.org/I35568498","display_name":"Kochi University of Technology","ror":"https://ror.org/00rghrr56","country_code":"JP","type":"education","lineage":["https://openalex.org/I35568498"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Masayoshi Tachibana","raw_affiliation_strings":["VLSI Design and Automotion Research Laboratory, Kochi University of Technology"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"VLSI Design and Automotion Research Laboratory, Kochi University of Technology","institution_ids":["https://openalex.org/I35568498"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":1.1894,"has_fulltext":true,"cited_by_count":10,"citation_normalized_percentile":{"value":0.81479029,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":97},"biblio":{"volume":"15","issue":"9","first_page":"20180175","last_page":"20180175"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/parametric-statistics","display_name":"Parametric statistics","score":0.6054003834724426},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.6045461893081665},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.6004512906074524},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.5246976613998413},{"id":"https://openalex.org/keywords/controllability","display_name":"Controllability","score":0.48536217212677},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.4542470872402191},{"id":"https://openalex.org/keywords/fault-coverage","display_name":"Fault coverage","score":0.4371151924133301},{"id":"https://openalex.org/keywords/built-in-self-test","display_name":"Built-in self-test","score":0.4216478765010834},{"id":"https://openalex.org/keywords/digital-electronics","display_name":"Digital electronics","score":0.4109894335269928},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.3470701575279236},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.24852633476257324},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.1389394998550415}],"concepts":[{"id":"https://openalex.org/C117251300","wikidata":"https://www.wikidata.org/wiki/Q1849855","display_name":"Parametric statistics","level":2,"score":0.6054003834724426},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.6045461893081665},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.6004512906074524},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.5246976613998413},{"id":"https://openalex.org/C48209547","wikidata":"https://www.wikidata.org/wiki/Q1331104","display_name":"Controllability","level":2,"score":0.48536217212677},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.4542470872402191},{"id":"https://openalex.org/C126953365","wikidata":"https://www.wikidata.org/wiki/Q5438152","display_name":"Fault coverage","level":3,"score":0.4371151924133301},{"id":"https://openalex.org/C2780980493","wikidata":"https://www.wikidata.org/wiki/Q181142","display_name":"Built-in self-test","level":2,"score":0.4216478765010834},{"id":"https://openalex.org/C81843906","wikidata":"https://www.wikidata.org/wiki/Q173156","display_name":"Digital electronics","level":3,"score":0.4109894335269928},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.3470701575279236},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.24852633476257324},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.1389394998550415},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.0},{"id":"https://openalex.org/C28826006","wikidata":"https://www.wikidata.org/wiki/Q33521","display_name":"Applied mathematics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1587/elex.15.20180175","is_oa":true,"landing_page_url":"https://doi.org/10.1587/elex.15.20180175","pdf_url":"https://www.jstage.jst.go.jp/article/elex/15/9/15_15.20180175/_pdf","source":{"id":"https://openalex.org/S207433681","display_name":"IEICE Electronics Express","issn_l":"1349-2543","issn":["1349-2543","1349-9467"],"is_oa":true,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4320800604","host_organization_name":"Institute of Electronics, Information and Communication Engineers","host_organization_lineage":["https://openalex.org/P4320800604"],"host_organization_lineage_names":["Institute of Electronics, Information and Communication Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEICE Electronics Express","raw_type":"journal-article"}],"best_oa_location":{"id":"doi:10.1587/elex.15.20180175","is_oa":true,"landing_page_url":"https://doi.org/10.1587/elex.15.20180175","pdf_url":"https://www.jstage.jst.go.jp/article/elex/15/9/15_15.20180175/_pdf","source":{"id":"https://openalex.org/S207433681","display_name":"IEICE Electronics Express","issn_l":"1349-2543","issn":["1349-2543","1349-9467"],"is_oa":true,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4320800604","host_organization_name":"Institute of Electronics, Information and Communication Engineers","host_organization_lineage":["https://openalex.org/P4320800604"],"host_organization_lineage_names":["Institute of Electronics, Information and Communication Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEICE Electronics Express","raw_type":"journal-article"},"sustainable_development_goals":[],"awards":[{"id":"https://openalex.org/G1046082409","display_name":"Fault-based Built-In Self Test schemes for AMS System LSI","funder_award_id":"18K11222","funder_id":"https://openalex.org/F4320334764","funder_display_name":"Japan Society for the Promotion of Science"}],"funders":[{"id":"https://openalex.org/F4320322832","display_name":"University of Tokyo","ror":"https://ror.org/057zh3y96"},{"id":"https://openalex.org/F4320334764","display_name":"Japan Society for the Promotion of Science","ror":"https://ror.org/00hhkn466"}],"has_content":{"grobid_xml":true,"pdf":true},"content_urls":{"pdf":"https://content.openalex.org/works/W2798019665.pdf","grobid_xml":"https://content.openalex.org/works/W2798019665.grobid-xml"},"referenced_works_count":14,"referenced_works":["https://openalex.org/W1483479220","https://openalex.org/W1497125726","https://openalex.org/W1524272938","https://openalex.org/W1592854478","https://openalex.org/W1967242261","https://openalex.org/W2005070878","https://openalex.org/W2014124711","https://openalex.org/W2070337426","https://openalex.org/W2086545105","https://openalex.org/W2115761177","https://openalex.org/W2122000269","https://openalex.org/W2150590174","https://openalex.org/W2751330285","https://openalex.org/W2774808717"],"related_works":["https://openalex.org/W2989159162","https://openalex.org/W2153201966","https://openalex.org/W2122754719","https://openalex.org/W2139513292","https://openalex.org/W1982569681","https://openalex.org/W1874778078","https://openalex.org/W2005858638","https://openalex.org/W2068588503","https://openalex.org/W2536854812","https://openalex.org/W2010802050"],"abstract_inverted_index":{"Detection":[0],"of":[1,13,21,48,78,111],"parametric":[2,41],"faults":[3,112,117],"is":[4,37],"a":[5,19,31,45,64,69,92,100,105,115,130],"crucial":[6],"issue":[7],"due":[8],"to":[9,39],"the":[10,14,40,60,82],"large":[11],"variation":[12],"fabrication":[15],"process,":[16],"which":[17,36,95],"provide":[18],"range":[20],"acceptable":[22],"parameter":[23],"deviations":[24,42],"in":[25,134],"analog":[26,50],"circuits.":[27],"This":[28],"paper":[29],"presents":[30],"phase":[32,61,79],"difference":[33,62,77],"analysis":[34],"technique,":[35],"sensitive":[38],"and":[43,68,107,121],"allows":[44],"tolerance":[46,122],"band":[47,123],"passive":[49],"components.":[51,109],"Test":[52],"operations":[53],"can":[54,85,96],"be":[55,86,97],"simply":[56],"achieved":[57],"by":[58,99],"comparing":[59],"between":[63,81],"reference":[65],"clock":[66],"signal":[67],"reconfigured":[70],"circuit-under-test":[71],"(CUT)":[72],"as":[73,88],"an":[74,89],"oscillator.":[75],"The":[76,125],"characteristics":[80],"two":[83],"signals":[84],"utilized":[87],"indicator":[90],"for":[91],"fault":[93],"signature,":[94],"characterized":[98],"compact":[101],"digital":[102],"circuit":[103],"comprising":[104],"counter":[106],"logic":[108],"Simulation":[110],"detection":[113],"reveals":[114],"high":[116],"coverage,":[118],"high-speed":[119],"testing,":[120],"controllability.":[124],"proposed":[126],"technique":[127],"has":[128],"offered":[129],"fully":[131],"on-chip":[132],"BIST":[133],"0.18-\u00b5m":[135],"CMOS":[136],"standard":[137],"technology":[138],"with":[139],"no":[140],"external":[141],"test":[142],"equipment":[143],"required.":[144]},"counts_by_year":[{"year":2024,"cited_by_count":1},{"year":2023,"cited_by_count":3},{"year":2022,"cited_by_count":1},{"year":2021,"cited_by_count":1},{"year":2020,"cited_by_count":2},{"year":2019,"cited_by_count":1},{"year":2018,"cited_by_count":1}],"updated_date":"2026-08-09T07:27:16.801131","created_date":"2025-10-10T00:00:00"}