{"id":"https://openalex.org/W2791533289","doi":"https://doi.org/10.1587/elex.15.20180099","title":"An energy-efficient parallel VLSI architecture for SVM classification","display_name":"An energy-efficient parallel VLSI architecture for SVM classification","publication_year":2018,"publication_date":"2018-01-01","ids":{"openalex":"https://openalex.org/W2791533289","doi":"https://doi.org/10.1587/elex.15.20180099","mag":"2791533289"},"language":"en","primary_location":{"id":"doi:10.1587/elex.15.20180099","is_oa":true,"landing_page_url":"https://doi.org/10.1587/elex.15.20180099","pdf_url":"https://www.jstage.jst.go.jp/article/elex/15/7/15_15.20180099/_pdf","source":{"id":"https://openalex.org/S207433681","display_name":"IEICE Electronics Express","issn_l":"1349-2543","issn":["1349-2543","1349-9467"],"is_oa":true,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4320800604","host_organization_name":"Institute of Electronics, Information and Communication Engineers","host_organization_lineage":["https://openalex.org/P4320800604"],"host_organization_lineage_names":["Institute of Electronics, Information and Communication Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEICE Electronics Express","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"diamond","oa_url":"https://www.jstage.jst.go.jp/article/elex/15/7/15_15.20180099/_pdf","any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5053459383","display_name":"Yin Xu","orcid":"https://orcid.org/0000-0002-4891-0535"},"institutions":[{"id":"https://openalex.org/I4210092088","display_name":"Zhejiang Province Institute of Architectural Design and Research","ror":"https://ror.org/00f89ms08","country_code":"CN","type":"facility","lineage":["https://openalex.org/I4210092088"]},{"id":"https://openalex.org/I76130692","display_name":"Zhejiang University","ror":"https://ror.org/00a2xv884","country_code":"CN","type":"education","lineage":["https://openalex.org/I76130692"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Yin Xu","raw_affiliation_strings":["Institute of VLSI Design, Zhejiang University"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Institute of VLSI Design, Zhejiang University","institution_ids":["https://openalex.org/I4210092088","https://openalex.org/I76130692"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100716616","display_name":"Zhijian Chen","orcid":"https://orcid.org/0000-0002-5844-0135"},"institutions":[{"id":"https://openalex.org/I4210092088","display_name":"Zhejiang Province Institute of Architectural Design and Research","ror":"https://ror.org/00f89ms08","country_code":"CN","type":"facility","lineage":["https://openalex.org/I4210092088"]},{"id":"https://openalex.org/I76130692","display_name":"Zhejiang University","ror":"https://ror.org/00a2xv884","country_code":"CN","type":"education","lineage":["https://openalex.org/I76130692"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Zhijian Chen","raw_affiliation_strings":["Institute of VLSI Design, Zhejiang University"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Institute of VLSI Design, Zhejiang University","institution_ids":["https://openalex.org/I4210092088","https://openalex.org/I76130692"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5046536624","display_name":"Xiaoyan Xiang","orcid":"https://orcid.org/0000-0002-5602-2749"},"institutions":[{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Xiaoyan Xiang","raw_affiliation_strings":["State Key Laboratory of ASIC and System, Fudan University"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"State Key Laboratory of ASIC and System, Fudan University","institution_ids":["https://openalex.org/I24943067"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5022767878","display_name":"Jianyi Meng","orcid":null},"institutions":[{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Jianyi Meng","raw_affiliation_strings":["State Key Laboratory of ASIC and System, Fudan University"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"State Key Laboratory of ASIC and System, Fudan University","institution_ids":["https://openalex.org/I24943067"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.4914,"has_fulltext":true,"cited_by_count":3,"citation_normalized_percentile":{"value":0.71748158,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":95,"max":97},"biblio":{"volume":"15","issue":"7","first_page":"20180099","last_page":"20180099"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T12611","display_name":"Neural Networks and Reservoir Computing","score":0.9909999966621399,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T12611","display_name":"Neural Networks and Reservoir Computing","score":0.9909999966621399,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10320","display_name":"Neural Networks and Applications","score":0.9868999719619751,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11447","display_name":"Blind Source Separation Techniques","score":0.9851999878883362,"subfield":{"id":"https://openalex.org/subfields/1711","display_name":"Signal Processing"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/very-large-scale-integration","display_name":"Very-large-scale integration","score":0.711824893951416},{"id":"https://openalex.org/keywords/support-vector-machine","display_name":"Support vector machine","score":0.6882517337799072},{"id":"https://openalex.org/keywords/computation","display_name":"Computation","score":0.6323723793029785},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6139184832572937},{"id":"https://openalex.org/keywords/classifier","display_name":"Classifier (UML)","score":0.599833607673645},{"id":"https://openalex.org/keywords/energy-consumption","display_name":"Energy consumption","score":0.5907045006752014},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.5661864876747131},{"id":"https://openalex.org/keywords/efficient-energy-use","display_name":"Efficient energy use","score":0.5316558480262756},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.48957452178001404},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.4155583381652832},{"id":"https://openalex.org/keywords/energy","display_name":"Energy (signal processing)","score":0.4152572751045227},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.3818224370479584},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.32991141080856323},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.326722115278244},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.3212185502052307},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.26930588483810425},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2421209216117859},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.22406905889511108},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.11935266852378845},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.1153031587600708},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.09332200884819031}],"concepts":[{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.711824893951416},{"id":"https://openalex.org/C12267149","wikidata":"https://www.wikidata.org/wiki/Q282453","display_name":"Support vector machine","level":2,"score":0.6882517337799072},{"id":"https://openalex.org/C45374587","wikidata":"https://www.wikidata.org/wiki/Q12525525","display_name":"Computation","level":2,"score":0.6323723793029785},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6139184832572937},{"id":"https://openalex.org/C95623464","wikidata":"https://www.wikidata.org/wiki/Q1096149","display_name":"Classifier (UML)","level":2,"score":0.599833607673645},{"id":"https://openalex.org/C2780165032","wikidata":"https://www.wikidata.org/wiki/Q16869822","display_name":"Energy consumption","level":2,"score":0.5907045006752014},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.5661864876747131},{"id":"https://openalex.org/C2742236","wikidata":"https://www.wikidata.org/wiki/Q924713","display_name":"Efficient energy use","level":2,"score":0.5316558480262756},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.48957452178001404},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.4155583381652832},{"id":"https://openalex.org/C186370098","wikidata":"https://www.wikidata.org/wiki/Q442787","display_name":"Energy (signal processing)","level":2,"score":0.4152572751045227},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3818224370479584},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.32991141080856323},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.326722115278244},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.3212185502052307},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.26930588483810425},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2421209216117859},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.22406905889511108},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.11935266852378845},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.1153031587600708},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.09332200884819031},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1587/elex.15.20180099","is_oa":true,"landing_page_url":"https://doi.org/10.1587/elex.15.20180099","pdf_url":"https://www.jstage.jst.go.jp/article/elex/15/7/15_15.20180099/_pdf","source":{"id":"https://openalex.org/S207433681","display_name":"IEICE Electronics Express","issn_l":"1349-2543","issn":["1349-2543","1349-9467"],"is_oa":true,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4320800604","host_organization_name":"Institute of Electronics, Information and Communication Engineers","host_organization_lineage":["https://openalex.org/P4320800604"],"host_organization_lineage_names":["Institute of Electronics, Information and Communication Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEICE Electronics Express","raw_type":"journal-article"}],"best_oa_location":{"id":"doi:10.1587/elex.15.20180099","is_oa":true,"landing_page_url":"https://doi.org/10.1587/elex.15.20180099","pdf_url":"https://www.jstage.jst.go.jp/article/elex/15/7/15_15.20180099/_pdf","source":{"id":"https://openalex.org/S207433681","display_name":"IEICE Electronics Express","issn_l":"1349-2543","issn":["1349-2543","1349-9467"],"is_oa":true,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4320800604","host_organization_name":"Institute of Electronics, Information and Communication Engineers","host_organization_lineage":["https://openalex.org/P4320800604"],"host_organization_lineage_names":["Institute of Electronics, Information and Communication Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEICE Electronics Express","raw_type":"journal-article"},"sustainable_development_goals":[{"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7","score":0.8600000143051147}],"awards":[],"funders":[{"id":"https://openalex.org/F4320335787","display_name":"Fundamental Research Funds for the Central Universities","ror":null}],"has_content":{"pdf":true,"grobid_xml":true},"content_urls":{"pdf":"https://content.openalex.org/works/W2791533289.pdf","grobid_xml":"https://content.openalex.org/works/W2791533289.grobid-xml"},"referenced_works_count":14,"referenced_works":["https://openalex.org/W1521843029","https://openalex.org/W1906184128","https://openalex.org/W1999641871","https://openalex.org/W2016426174","https://openalex.org/W2127445707","https://openalex.org/W2138278630","https://openalex.org/W2146713522","https://openalex.org/W2147813562","https://openalex.org/W2161523891","https://openalex.org/W2182722412","https://openalex.org/W2212589165","https://openalex.org/W2322493561","https://openalex.org/W2577708611","https://openalex.org/W4300078515"],"related_works":["https://openalex.org/W3014521742","https://openalex.org/W4283025278","https://openalex.org/W2082432309","https://openalex.org/W2617868873","https://openalex.org/W817174743","https://openalex.org/W2050492524","https://openalex.org/W3204141294","https://openalex.org/W4254559750","https://openalex.org/W2998315020","https://openalex.org/W1976665945"],"abstract_inverted_index":{"This":[0],"letter":[1],"presents":[2],"an":[3,86,98],"energy-efficient":[4],"VLSI":[5],"architecture":[6],"for":[7,47],"SVM":[8],"classification.":[9],"Instead":[10],"of":[11,49,81,89],"accurate":[12],"calculation,":[13],"cost-reduced":[14],"computing":[15],"elements":[16],"based":[17],"on":[18],"approximative":[19],"techniques":[20],"are":[21],"designed":[22],"to":[23,31,43,64],"complete":[24],"computation-intensive":[25],"operations":[26],"in":[27,107],"the":[28,66,95,114],"SVM-based":[29],"classifier":[30],"save":[32],"energy":[33,57,108],"and":[34,51,56,74,84,103],"resources.":[35],"Besides,":[36],"a":[37,104],"partial":[38],"parallel":[39],"structure":[40],"is":[41],"applied":[42],"eliminate":[44],"dimensional":[45],"constraints":[46],"inputs":[48],"classifiers":[50],"balance":[52],"between":[53],"classification":[54],"speed":[55],"consumption.":[58],"We":[59],"adopt":[60],"55-nm":[61],"CMOS":[62],"process":[63],"implement":[65],"proposed":[67],"design.":[68],"It":[69],"occupies":[70],"0.0901":[71],"mm2":[72],"area":[73,99],"consumes":[75],"15.9":[76],"mW":[77],"at":[78],"operating":[79,87],"frequency":[80],"100":[82],"MHz":[83],"from":[85],"voltage":[88],"1":[90],"V.":[91],"Experiment":[92],"shows":[93],"that":[94],"design":[96],"provides":[97],"reduction":[100],"by":[101,110],"41.5%":[102],"significant":[105],"saving":[106],"efficiency":[109],"61.8%":[111],"compared":[112],"with":[113],"baseline":[115],"model.":[116]},"counts_by_year":[{"year":2021,"cited_by_count":3}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}