{"id":"https://openalex.org/W2621148739","doi":"https://doi.org/10.1587/elex.14.20170524","title":"A dual-mode ECG processor with difference-insensitive QRS detection and lossless compression","display_name":"A dual-mode ECG processor with difference-insensitive QRS detection and lossless compression","publication_year":2017,"publication_date":"2017-01-01","ids":{"openalex":"https://openalex.org/W2621148739","doi":"https://doi.org/10.1587/elex.14.20170524","mag":"2621148739"},"language":"en","primary_location":{"id":"doi:10.1587/elex.14.20170524","is_oa":true,"landing_page_url":"https://doi.org/10.1587/elex.14.20170524","pdf_url":"https://www.jstage.jst.go.jp/article/elex/14/12/14_14.20170524/_pdf","source":{"id":"https://openalex.org/S207433681","display_name":"IEICE Electronics Express","issn_l":"1349-2543","issn":["1349-2543","1349-9467"],"is_oa":true,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4320800604","host_organization_name":"Institute of Electronics, Information and Communication Engineers","host_organization_lineage":["https://openalex.org/P4320800604"],"host_organization_lineage_names":["Institute of Electronics, Information and Communication Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEICE Electronics Express","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"diamond","oa_url":"https://www.jstage.jst.go.jp/article/elex/14/12/14_14.20170524/_pdf","any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5101731045","display_name":"Jiahui Luo","orcid":"https://orcid.org/0000-0002-1531-0824"},"institutions":[{"id":"https://openalex.org/I4210092088","display_name":"Zhejiang Province Institute of Architectural Design and Research","ror":"https://ror.org/00f89ms08","country_code":"CN","type":"facility","lineage":["https://openalex.org/I4210092088"]},{"id":"https://openalex.org/I76130692","display_name":"Zhejiang University","ror":"https://ror.org/00a2xv884","country_code":"CN","type":"education","lineage":["https://openalex.org/I76130692"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Jiahui Luo","raw_affiliation_strings":["Institute of VLSI Design, Zhejiang University"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Institute of VLSI Design, Zhejiang University","institution_ids":["https://openalex.org/I4210092088","https://openalex.org/I76130692"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100716616","display_name":"Zhijian Chen","orcid":"https://orcid.org/0000-0002-5844-0135"},"institutions":[{"id":"https://openalex.org/I4210092088","display_name":"Zhejiang Province Institute of Architectural Design and Research","ror":"https://ror.org/00f89ms08","country_code":"CN","type":"facility","lineage":["https://openalex.org/I4210092088"]},{"id":"https://openalex.org/I76130692","display_name":"Zhejiang University","ror":"https://ror.org/00a2xv884","country_code":"CN","type":"education","lineage":["https://openalex.org/I76130692"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Zhijian Chen","raw_affiliation_strings":["Institute of VLSI Design, Zhejiang University"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Institute of VLSI Design, Zhejiang University","institution_ids":["https://openalex.org/I4210092088","https://openalex.org/I76130692"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5046536624","display_name":"Xiaoyan Xiang","orcid":"https://orcid.org/0000-0002-5602-2749"},"institutions":[{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Xiaoyan Xiang","raw_affiliation_strings":["State Key Laboratory of ASIC and System, Fudan University"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"State Key Laboratory of ASIC and System, Fudan University","institution_ids":["https://openalex.org/I24943067"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5022767878","display_name":"Jianyi Meng","orcid":null},"institutions":[{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Jianyi Meng","raw_affiliation_strings":["State Key Laboratory of ASIC and System, Fudan University"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"State Key Laboratory of ASIC and System, Fudan University","institution_ids":["https://openalex.org/I24943067"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5029202186","display_name":"Haibin Shen","orcid":"https://orcid.org/0000-0002-5431-609X"},"institutions":[{"id":"https://openalex.org/I4210092088","display_name":"Zhejiang Province Institute of Architectural Design and Research","ror":"https://ror.org/00f89ms08","country_code":"CN","type":"facility","lineage":["https://openalex.org/I4210092088"]},{"id":"https://openalex.org/I76130692","display_name":"Zhejiang University","ror":"https://ror.org/00a2xv884","country_code":"CN","type":"education","lineage":["https://openalex.org/I76130692"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Haibin Shen","raw_affiliation_strings":["Institute of VLSI Design, Zhejiang University"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Institute of VLSI Design, Zhejiang University","institution_ids":["https://openalex.org/I4210092088","https://openalex.org/I76130692"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.3592,"has_fulltext":true,"cited_by_count":6,"citation_normalized_percentile":{"value":0.65428362,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":95},"biblio":{"volume":"14","issue":"12","first_page":"20170524","last_page":"20170524"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11021","display_name":"ECG Monitoring and Analysis","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2705","display_name":"Cardiology and Cardiovascular Medicine"},"field":{"id":"https://openalex.org/fields/27","display_name":"Medicine"},"domain":{"id":"https://openalex.org/domains/4","display_name":"Health Sciences"}},"topics":[{"id":"https://openalex.org/T11021","display_name":"ECG Monitoring and Analysis","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2705","display_name":"Cardiology and Cardiovascular Medicine"},"field":{"id":"https://openalex.org/fields/27","display_name":"Medicine"},"domain":{"id":"https://openalex.org/domains/4","display_name":"Health Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10429","display_name":"EEG and Brain-Computer Interfaces","score":0.9915000200271606,"subfield":{"id":"https://openalex.org/subfields/2805","display_name":"Cognitive Neuroscience"},"field":{"id":"https://openalex.org/fields/28","display_name":"Neuroscience"},"domain":{"id":"https://openalex.org/domains/1","display_name":"Life Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/lossless-compression","display_name":"Lossless compression","score":0.7822629809379578},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5360347032546997},{"id":"https://openalex.org/keywords/encoder","display_name":"Encoder","score":0.4913844168186188},{"id":"https://openalex.org/keywords/compression-ratio","display_name":"Compression ratio","score":0.4558587670326233},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.4412955939769745},{"id":"https://openalex.org/keywords/data-compression","display_name":"Data compression","score":0.42144182324409485},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.2194320559501648},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.17660459876060486}],"concepts":[{"id":"https://openalex.org/C81081738","wikidata":"https://www.wikidata.org/wiki/Q55542","display_name":"Lossless compression","level":3,"score":0.7822629809379578},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5360347032546997},{"id":"https://openalex.org/C118505674","wikidata":"https://www.wikidata.org/wiki/Q42586063","display_name":"Encoder","level":2,"score":0.4913844168186188},{"id":"https://openalex.org/C25797200","wikidata":"https://www.wikidata.org/wiki/Q828137","display_name":"Compression ratio","level":3,"score":0.4558587670326233},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4412955939769745},{"id":"https://openalex.org/C78548338","wikidata":"https://www.wikidata.org/wiki/Q2493","display_name":"Data compression","level":2,"score":0.42144182324409485},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.2194320559501648},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.17660459876060486},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C171146098","wikidata":"https://www.wikidata.org/wiki/Q124192","display_name":"Automotive engineering","level":1,"score":0.0},{"id":"https://openalex.org/C511840579","wikidata":"https://www.wikidata.org/wiki/Q12757","display_name":"Internal combustion engine","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1587/elex.14.20170524","is_oa":true,"landing_page_url":"https://doi.org/10.1587/elex.14.20170524","pdf_url":"https://www.jstage.jst.go.jp/article/elex/14/12/14_14.20170524/_pdf","source":{"id":"https://openalex.org/S207433681","display_name":"IEICE Electronics Express","issn_l":"1349-2543","issn":["1349-2543","1349-9467"],"is_oa":true,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4320800604","host_organization_name":"Institute of Electronics, Information and Communication Engineers","host_organization_lineage":["https://openalex.org/P4320800604"],"host_organization_lineage_names":["Institute of Electronics, Information and Communication Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEICE Electronics Express","raw_type":"journal-article"}],"best_oa_location":{"id":"doi:10.1587/elex.14.20170524","is_oa":true,"landing_page_url":"https://doi.org/10.1587/elex.14.20170524","pdf_url":"https://www.jstage.jst.go.jp/article/elex/14/12/14_14.20170524/_pdf","source":{"id":"https://openalex.org/S207433681","display_name":"IEICE Electronics Express","issn_l":"1349-2543","issn":["1349-2543","1349-9467"],"is_oa":true,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4320800604","host_organization_name":"Institute of Electronics, Information and Communication Engineers","host_organization_lineage":["https://openalex.org/P4320800604"],"host_organization_lineage_names":["Institute of Electronics, Information and Communication Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEICE Electronics Express","raw_type":"journal-article"},"sustainable_development_goals":[{"score":0.8899999856948853,"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy"}],"awards":[],"funders":[{"id":"https://openalex.org/F4320335787","display_name":"Fundamental Research Funds for the Central Universities","ror":null}],"has_content":{"grobid_xml":true,"pdf":true},"content_urls":{"pdf":"https://content.openalex.org/works/W2621148739.pdf","grobid_xml":"https://content.openalex.org/works/W2621148739.grobid-xml"},"referenced_works_count":15,"referenced_works":["https://openalex.org/W1882885596","https://openalex.org/W1971672993","https://openalex.org/W2009886905","https://openalex.org/W2012856983","https://openalex.org/W2018761392","https://openalex.org/W2048010642","https://openalex.org/W2048150589","https://openalex.org/W2051963223","https://openalex.org/W2080864478","https://openalex.org/W2109340646","https://openalex.org/W2154483232","https://openalex.org/W2161153033","https://openalex.org/W2163430278","https://openalex.org/W2180299264","https://openalex.org/W2523933401"],"related_works":["https://openalex.org/W2948148442","https://openalex.org/W2461250372","https://openalex.org/W2394342941","https://openalex.org/W2169853506","https://openalex.org/W2547124190","https://openalex.org/W1558425494","https://openalex.org/W2350586049","https://openalex.org/W2385628723","https://openalex.org/W2169871401","https://openalex.org/W3080614128"],"abstract_inverted_index":{"This":[0],"work":[1],"presents":[2],"a":[3,43,63,77,97,119],"low":[4],"power":[5,107],"dual-mode":[6],"electrocardiogram":[7],"(ECG)":[8],"processor":[9,95],"with":[10,62,83,104],"QRS":[11,31],"detection":[12,110],"and":[13,46,112],"ECG":[14,72],"signal":[15,29],"lossless":[16,74],"compression.":[17],"An":[18],"adaptive":[19,65],"difference-insensitive":[20],"filter":[21],"is":[22,39,68],"proposed":[23],"to":[24,48,70],"eliminate":[25],"redundant":[26],"information":[27],"in":[28,57,89,109,115],"for":[30],"detection,":[32],"which":[33],"helps":[34],"minimize":[35],"calculation":[36],"power.":[37],"It":[38],"also":[40],"adopted":[41],"as":[42],"noise":[44,51],"estimator":[45],"used":[47],"improve":[49],"the":[50,54,71,94],"tolerance":[52],"of":[53,81,101,122],"detector.":[55],"Furthermore,":[56],"compression":[58,78,116],"mode,":[59],"linear":[60],"predictor":[61],"novel":[64],"length":[66],"encoder":[67],"applied":[69],"data":[73],"compression,":[75],"achieving":[76],"ratio":[79],"(CR)":[80],"2.42":[82],"1.06":[84],"K":[85],"gate":[86],"count.":[87],"Implemented":[88],"40":[90],"nm":[91],"CMOS":[92],"technology,":[93],"has":[96],"total":[98],"core":[99],"area":[100],"6806":[102],"\u00b5m2,":[103],"36":[105],"nW":[106,114],"consumption":[108],"mode":[111,117],"7.3":[113],"under":[118],"supply":[120],"voltage":[121],"0.5":[123],"V.":[124]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2024,"cited_by_count":1},{"year":2023,"cited_by_count":1},{"year":2022,"cited_by_count":1},{"year":2019,"cited_by_count":1},{"year":2017,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}