{"id":"https://openalex.org/W2556583377","doi":"https://doi.org/10.1587/elex.13.20160937","title":"A two-item floating point fused dot-product unit with latency reduced","display_name":"A two-item floating point fused dot-product unit with latency reduced","publication_year":2016,"publication_date":"2016-01-01","ids":{"openalex":"https://openalex.org/W2556583377","doi":"https://doi.org/10.1587/elex.13.20160937","mag":"2556583377"},"language":"en","primary_location":{"id":"doi:10.1587/elex.13.20160937","is_oa":true,"landing_page_url":"https://doi.org/10.1587/elex.13.20160937","pdf_url":"https://www.jstage.jst.go.jp/article/elex/13/23/13_13.20160937/_pdf","source":{"id":"https://openalex.org/S207433681","display_name":"IEICE Electronics Express","issn_l":"1349-2543","issn":["1349-2543","1349-9467"],"is_oa":true,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4320800604","host_organization_name":"Institute of Electronics, Information and Communication Engineers","host_organization_lineage":["https://openalex.org/P4320800604"],"host_organization_lineage_names":["Institute of Electronics, Information and Communication Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEICE Electronics Express","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"diamond","oa_url":"https://www.jstage.jst.go.jp/article/elex/13/23/13_13.20160937/_pdf","any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5009651653","display_name":"Mingjiang Wang","orcid":"https://orcid.org/0000-0002-4706-009X"},"institutions":[{"id":"https://openalex.org/I204983213","display_name":"Harbin Institute of Technology","ror":"https://ror.org/01yqg2h08","country_code":"CN","type":"education","lineage":["https://openalex.org/I204983213"]}],"countries":["CN"],"is_corresponding":true,"raw_author_name":"Mingjiang Wang","raw_affiliation_strings":["Harbin Institute of Technology Shenzhen Graduate School"],"affiliations":[{"raw_affiliation_string":"Harbin Institute of Technology Shenzhen Graduate School","institution_ids":["https://openalex.org/I204983213"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5057032098","display_name":"Liu De","orcid":"https://orcid.org/0000-0002-9430-9732"},"institutions":[{"id":"https://openalex.org/I204983213","display_name":"Harbin Institute of Technology","ror":"https://ror.org/01yqg2h08","country_code":"CN","type":"education","lineage":["https://openalex.org/I204983213"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"De Liu","raw_affiliation_strings":["Harbin Institute of Technology Shenzhen Graduate School"],"affiliations":[{"raw_affiliation_string":"Harbin Institute of Technology Shenzhen Graduate School","institution_ids":["https://openalex.org/I204983213"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100347746","display_name":"Ming Liu","orcid":"https://orcid.org/0000-0001-7915-1001"},"institutions":[{"id":"https://openalex.org/I204983213","display_name":"Harbin Institute of Technology","ror":"https://ror.org/01yqg2h08","country_code":"CN","type":"education","lineage":["https://openalex.org/I204983213"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Ming Liu","raw_affiliation_strings":["Harbin Institute of Technology Shenzhen Graduate School"],"affiliations":[{"raw_affiliation_string":"Harbin Institute of Technology Shenzhen Graduate School","institution_ids":["https://openalex.org/I204983213"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5060938159","display_name":"Boya Zhao","orcid":"https://orcid.org/0000-0001-5620-406X"},"institutions":[{"id":"https://openalex.org/I204983213","display_name":"Harbin Institute of Technology","ror":"https://ror.org/01yqg2h08","country_code":"CN","type":"education","lineage":["https://openalex.org/I204983213"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Boya Zhao","raw_affiliation_strings":["Harbin Institute of Technology Shenzhen Graduate School"],"affiliations":[{"raw_affiliation_string":"Harbin Institute of Technology Shenzhen Graduate School","institution_ids":["https://openalex.org/I204983213"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5009651653"],"corresponding_institution_ids":["https://openalex.org/I204983213"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":true,"cited_by_count":0,"citation_normalized_percentile":{"value":0.139421,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"13","issue":"23","first_page":"20160937","last_page":"20160937"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11697","display_name":"Numerical Methods and Algorithms","score":0.9940999746322632,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11697","display_name":"Numerical Methods and Algorithms","score":0.9940999746322632,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10551","display_name":"Scheduling and Optimization Algorithms","score":0.970300018787384,"subfield":{"id":"https://openalex.org/subfields/2209","display_name":"Industrial and Manufacturing Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9508000016212463,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/dot-product","display_name":"Dot product","score":0.6715759634971619},{"id":"https://openalex.org/keywords/latency","display_name":"Latency (audio)","score":0.6311476826667786},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5889542102813721},{"id":"https://openalex.org/keywords/floating-point","display_name":"Floating point","score":0.5808671116828918},{"id":"https://openalex.org/keywords/verilog","display_name":"Verilog","score":0.5346500277519226},{"id":"https://openalex.org/keywords/unit","display_name":"Unit (ring theory)","score":0.518223762512207},{"id":"https://openalex.org/keywords/floating-point-unit","display_name":"Floating-point unit","score":0.5046333074569702},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.4855196475982666},{"id":"https://openalex.org/keywords/double-precision-floating-point-format","display_name":"Double-precision floating-point format","score":0.47501906752586365},{"id":"https://openalex.org/keywords/ieee-floating-point","display_name":"IEEE floating point","score":0.45960333943367004},{"id":"https://openalex.org/keywords/fast-fourier-transform","display_name":"Fast Fourier transform","score":0.42825114727020264},{"id":"https://openalex.org/keywords/arithmetic-logic-unit","display_name":"Arithmetic logic unit","score":0.4193309545516968},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.3668074607849121},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.26152151823043823},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.22376975417137146},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.18565449118614197},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.07193529605865479}],"concepts":[{"id":"https://openalex.org/C32900221","wikidata":"https://www.wikidata.org/wiki/Q181365","display_name":"Dot product","level":2,"score":0.6715759634971619},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.6311476826667786},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5889542102813721},{"id":"https://openalex.org/C84211073","wikidata":"https://www.wikidata.org/wiki/Q117879","display_name":"Floating point","level":2,"score":0.5808671116828918},{"id":"https://openalex.org/C2779030575","wikidata":"https://www.wikidata.org/wiki/Q827773","display_name":"Verilog","level":3,"score":0.5346500277519226},{"id":"https://openalex.org/C122637931","wikidata":"https://www.wikidata.org/wiki/Q118084","display_name":"Unit (ring theory)","level":2,"score":0.518223762512207},{"id":"https://openalex.org/C110305270","wikidata":"https://www.wikidata.org/wiki/Q733507","display_name":"Floating-point unit","level":3,"score":0.5046333074569702},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.4855196475982666},{"id":"https://openalex.org/C35912277","wikidata":"https://www.wikidata.org/wiki/Q1243369","display_name":"Double-precision floating-point format","level":3,"score":0.47501906752586365},{"id":"https://openalex.org/C137231763","wikidata":"https://www.wikidata.org/wiki/Q828287","display_name":"IEEE floating point","level":3,"score":0.45960333943367004},{"id":"https://openalex.org/C75172450","wikidata":"https://www.wikidata.org/wiki/Q623950","display_name":"Fast Fourier transform","level":2,"score":0.42825114727020264},{"id":"https://openalex.org/C100276221","wikidata":"https://www.wikidata.org/wiki/Q192903","display_name":"Arithmetic logic unit","level":2,"score":0.4193309545516968},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3668074607849121},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.26152151823043823},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.22376975417137146},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.18565449118614197},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.07193529605865479},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C145420912","wikidata":"https://www.wikidata.org/wiki/Q853077","display_name":"Mathematics education","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1587/elex.13.20160937","is_oa":true,"landing_page_url":"https://doi.org/10.1587/elex.13.20160937","pdf_url":"https://www.jstage.jst.go.jp/article/elex/13/23/13_13.20160937/_pdf","source":{"id":"https://openalex.org/S207433681","display_name":"IEICE Electronics Express","issn_l":"1349-2543","issn":["1349-2543","1349-9467"],"is_oa":true,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4320800604","host_organization_name":"Institute of Electronics, Information and Communication Engineers","host_organization_lineage":["https://openalex.org/P4320800604"],"host_organization_lineage_names":["Institute of Electronics, Information and Communication Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEICE Electronics Express","raw_type":"journal-article"}],"best_oa_location":{"id":"doi:10.1587/elex.13.20160937","is_oa":true,"landing_page_url":"https://doi.org/10.1587/elex.13.20160937","pdf_url":"https://www.jstage.jst.go.jp/article/elex/13/23/13_13.20160937/_pdf","source":{"id":"https://openalex.org/S207433681","display_name":"IEICE Electronics Express","issn_l":"1349-2543","issn":["1349-2543","1349-9467"],"is_oa":true,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4320800604","host_organization_name":"Institute of Electronics, Information and Communication Engineers","host_organization_lineage":["https://openalex.org/P4320800604"],"host_organization_lineage_names":["Institute of Electronics, Information and Communication Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEICE Electronics Express","raw_type":"journal-article"},"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":true,"pdf":true},"content_urls":{"pdf":"https://content.openalex.org/works/W2556583377.pdf","grobid_xml":"https://content.openalex.org/works/W2556583377.grobid-xml"},"referenced_works_count":15,"referenced_works":["https://openalex.org/W562550760","https://openalex.org/W1912152853","https://openalex.org/W1969726734","https://openalex.org/W2015978412","https://openalex.org/W2065510382","https://openalex.org/W2068862457","https://openalex.org/W2083007250","https://openalex.org/W2106652828","https://openalex.org/W2124576060","https://openalex.org/W2126762902","https://openalex.org/W2132041547","https://openalex.org/W2162827023","https://openalex.org/W2289344546","https://openalex.org/W2541336488","https://openalex.org/W2546268644"],"related_works":["https://openalex.org/W2596474508","https://openalex.org/W2797902698","https://openalex.org/W3215589575","https://openalex.org/W2895954159","https://openalex.org/W2116803521","https://openalex.org/W2363539709","https://openalex.org/W2075766225","https://openalex.org/W1996200942","https://openalex.org/W2124576060","https://openalex.org/W2551094850"],"abstract_inverted_index":{"This":[0],"paper":[1],"presents":[2],"a":[3,89],"floating":[4,23],"point":[5,24],"fused":[6],"dot-product":[7,19],"(FDP)":[8],"unit":[9,16,57,78,86,101],"with":[10,32],"latency":[11,96],"reduced.":[12],"The":[13,35,95],"proposed":[14,36,55,76,99],"FDP":[15,37,56,68,77],"performs":[17],"the":[18,66,75,108,116],"operation":[20],"of":[21,97],"four":[22],"numbers:":[25],"ab":[26],"\u00b1":[27],"cd":[28],"and":[29,42,61,79,107],"is":[30,38,58,102,110],"implemented":[31],"dual-path":[33],"algorithm.":[34],"modeled":[39],"in":[40,69],"Verilog-HDL":[41],"synthesized":[43],"using":[44],"TSMC":[45],"65":[46],"nm":[47],"technology":[48],"library.":[49],"Synthesis":[50],"results":[51],"show":[52],"that":[53],"our":[54,80,98],"24\u223c30%":[59],"faster":[60],"36.4%":[62],"less":[63],"area":[64,109],"than":[65],"fastest":[67,117],"previous":[70],"work.":[71],"We":[72],"also":[73],"use":[74],"previously":[81],"designed":[82],"FAS":[83],"(fused":[84],"add-subtract)":[85],"to":[87,115],"implement":[88],"FFT":[90],"Radix-2":[91],"Butterfly":[92],"(R2BF)":[93],"unit.":[94,120],"R2BF":[100],"improved":[103],"roughly":[104],"by":[105,112],"34%":[106],"reduced":[111],"41.6%,":[113],"compared":[114],"2\u2019s-complement":[118],"butterfly":[119]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}