{"id":"https://openalex.org/W2485681198","doi":"https://doi.org/10.1587/elex.13.20160682","title":"EDSU: Error detection and sampling unified flip-flop with ultra-low overhead","display_name":"EDSU: Error detection and sampling unified flip-flop with ultra-low overhead","publication_year":2016,"publication_date":"2016-01-01","ids":{"openalex":"https://openalex.org/W2485681198","doi":"https://doi.org/10.1587/elex.13.20160682","mag":"2485681198"},"language":"en","primary_location":{"id":"doi:10.1587/elex.13.20160682","is_oa":true,"landing_page_url":"https://doi.org/10.1587/elex.13.20160682","pdf_url":"https://www.jstage.jst.go.jp/article/elex/13/16/13_13.20160682/_pdf","source":{"id":"https://openalex.org/S207433681","display_name":"IEICE Electronics Express","issn_l":"1349-2543","issn":["1349-2543","1349-9467"],"is_oa":true,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4320800604","host_organization_name":"Institute of Electronics, Information and Communication Engineers","host_organization_lineage":["https://openalex.org/P4320800604"],"host_organization_lineage_names":["Institute of Electronics, Information and Communication Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEICE Electronics Express","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"diamond","oa_url":"https://www.jstage.jst.go.jp/article/elex/13/16/13_13.20160682/_pdf","any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5001556298","display_name":"Ziyi Hao","orcid":null},"institutions":[{"id":"https://openalex.org/I4210092088","display_name":"Zhejiang Province Institute of Architectural Design and Research","ror":"https://ror.org/00f89ms08","country_code":"CN","type":"facility","lineage":["https://openalex.org/I4210092088"]},{"id":"https://openalex.org/I76130692","display_name":"Zhejiang University","ror":"https://ror.org/00a2xv884","country_code":"CN","type":"education","lineage":["https://openalex.org/I76130692"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Ziyi Hao","raw_affiliation_strings":["Institute of VLSI Design, Zhejiang University"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Institute of VLSI Design, Zhejiang University","institution_ids":["https://openalex.org/I4210092088","https://openalex.org/I76130692"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5046536624","display_name":"Xiaoyan Xiang","orcid":"https://orcid.org/0000-0002-5602-2749"},"institutions":[{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Xiaoyan Xiang","raw_affiliation_strings":["State Key Laboratory of ASIC and System, Fudan University"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"State Key Laboratory of ASIC and System, Fudan University","institution_ids":["https://openalex.org/I24943067"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100418370","display_name":"Chen Chen","orcid":"https://orcid.org/0000-0001-7587-3314"},"institutions":[{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Chen Chen","raw_affiliation_strings":["State Key Laboratory of ASIC and System, Fudan University"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"State Key Laboratory of ASIC and System, Fudan University","institution_ids":["https://openalex.org/I24943067"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5022767878","display_name":"Jianyi Meng","orcid":null},"institutions":[{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Jianyi Meng","raw_affiliation_strings":["State Key Laboratory of ASIC and System, Fudan University"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"State Key Laboratory of ASIC and System, Fudan University","institution_ids":["https://openalex.org/I24943067"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100686691","display_name":"Yong Ding","orcid":"https://orcid.org/0000-0002-5226-7511"},"institutions":[{"id":"https://openalex.org/I4210092088","display_name":"Zhejiang Province Institute of Architectural Design and Research","ror":"https://ror.org/00f89ms08","country_code":"CN","type":"facility","lineage":["https://openalex.org/I4210092088"]},{"id":"https://openalex.org/I76130692","display_name":"Zhejiang University","ror":"https://ror.org/00a2xv884","country_code":"CN","type":"education","lineage":["https://openalex.org/I76130692"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Yong Ding","raw_affiliation_strings":["Institute of VLSI Design, Zhejiang University"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Institute of VLSI Design, Zhejiang University","institution_ids":["https://openalex.org/I4210092088","https://openalex.org/I76130692"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5101586250","display_name":"Xiaolang Yan","orcid":"https://orcid.org/0000-0003-2284-3036"},"institutions":[{"id":"https://openalex.org/I4210092088","display_name":"Zhejiang Province Institute of Architectural Design and Research","ror":"https://ror.org/00f89ms08","country_code":"CN","type":"facility","lineage":["https://openalex.org/I4210092088"]},{"id":"https://openalex.org/I76130692","display_name":"Zhejiang University","ror":"https://ror.org/00a2xv884","country_code":"CN","type":"education","lineage":["https://openalex.org/I76130692"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Xiaolang Yan","raw_affiliation_strings":["Institute of VLSI Design, Zhejiang University"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Institute of VLSI Design, Zhejiang University","institution_ids":["https://openalex.org/I4210092088","https://openalex.org/I76130692"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.3564,"has_fulltext":true,"cited_by_count":3,"citation_normalized_percentile":{"value":0.64261574,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":"13","issue":"16","first_page":"20160682","last_page":"20160682"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/flip-flop","display_name":"Flip-flop","score":0.8774101734161377},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6120606064796448},{"id":"https://openalex.org/keywords/overhead","display_name":"Overhead (engineering)","score":0.5941941738128662},{"id":"https://openalex.org/keywords/sampling","display_name":"Sampling (signal processing)","score":0.43190309405326843},{"id":"https://openalex.org/keywords/flip","display_name":"Flip","score":0.41734617948532104},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4003754258155823},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.10734394192695618},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.10725820064544678},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.07319179177284241},{"id":"https://openalex.org/keywords/detector","display_name":"Detector","score":0.05927485227584839}],"concepts":[{"id":"https://openalex.org/C2781007278","wikidata":"https://www.wikidata.org/wiki/Q183406","display_name":"Flip-flop","level":3,"score":0.8774101734161377},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6120606064796448},{"id":"https://openalex.org/C2779960059","wikidata":"https://www.wikidata.org/wiki/Q7113681","display_name":"Overhead (engineering)","level":2,"score":0.5941941738128662},{"id":"https://openalex.org/C140779682","wikidata":"https://www.wikidata.org/wiki/Q210868","display_name":"Sampling (signal processing)","level":3,"score":0.43190309405326843},{"id":"https://openalex.org/C2776591724","wikidata":"https://www.wikidata.org/wiki/Q5459651","display_name":"Flip","level":3,"score":0.41734617948532104},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4003754258155823},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.10734394192695618},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.10725820064544678},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.07319179177284241},{"id":"https://openalex.org/C94915269","wikidata":"https://www.wikidata.org/wiki/Q1834857","display_name":"Detector","level":2,"score":0.05927485227584839},{"id":"https://openalex.org/C55493867","wikidata":"https://www.wikidata.org/wiki/Q7094","display_name":"Biochemistry","level":1,"score":0.0},{"id":"https://openalex.org/C190283241","wikidata":"https://www.wikidata.org/wiki/Q14599311","display_name":"Apoptosis","level":2,"score":0.0},{"id":"https://openalex.org/C185592680","wikidata":"https://www.wikidata.org/wiki/Q2329","display_name":"Chemistry","level":0,"score":0.0},{"id":"https://openalex.org/C162307627","wikidata":"https://www.wikidata.org/wiki/Q204833","display_name":"Enhanced Data Rates for GSM Evolution","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1587/elex.13.20160682","is_oa":true,"landing_page_url":"https://doi.org/10.1587/elex.13.20160682","pdf_url":"https://www.jstage.jst.go.jp/article/elex/13/16/13_13.20160682/_pdf","source":{"id":"https://openalex.org/S207433681","display_name":"IEICE Electronics Express","issn_l":"1349-2543","issn":["1349-2543","1349-9467"],"is_oa":true,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4320800604","host_organization_name":"Institute of Electronics, Information and Communication Engineers","host_organization_lineage":["https://openalex.org/P4320800604"],"host_organization_lineage_names":["Institute of Electronics, Information and Communication Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEICE Electronics Express","raw_type":"journal-article"}],"best_oa_location":{"id":"doi:10.1587/elex.13.20160682","is_oa":true,"landing_page_url":"https://doi.org/10.1587/elex.13.20160682","pdf_url":"https://www.jstage.jst.go.jp/article/elex/13/16/13_13.20160682/_pdf","source":{"id":"https://openalex.org/S207433681","display_name":"IEICE Electronics Express","issn_l":"1349-2543","issn":["1349-2543","1349-9467"],"is_oa":true,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4320800604","host_organization_name":"Institute of Electronics, Information and Communication Engineers","host_organization_lineage":["https://openalex.org/P4320800604"],"host_organization_lineage_names":["Institute of Electronics, Information and Communication Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEICE Electronics Express","raw_type":"journal-article"},"sustainable_development_goals":[{"score":0.9100000262260437,"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[{"id":"https://openalex.org/F4320309612","display_name":"Natural Science Foundation of Shanghai","ror":null}],"has_content":{"pdf":true,"grobid_xml":true},"content_urls":{"pdf":"https://content.openalex.org/works/W2485681198.pdf","grobid_xml":"https://content.openalex.org/works/W2485681198.grobid-xml"},"referenced_works_count":11,"referenced_works":["https://openalex.org/W1974982221","https://openalex.org/W1991662315","https://openalex.org/W2063924131","https://openalex.org/W2079706534","https://openalex.org/W2082597509","https://openalex.org/W2095351656","https://openalex.org/W2102587899","https://openalex.org/W2156667996","https://openalex.org/W2178304595","https://openalex.org/W2289333215","https://openalex.org/W2319322381"],"related_works":["https://openalex.org/W2109802623","https://openalex.org/W2944644673","https://openalex.org/W2357857148","https://openalex.org/W4210256338","https://openalex.org/W2028024605","https://openalex.org/W123872086","https://openalex.org/W2047694997","https://openalex.org/W2733322820","https://openalex.org/W4242263690","https://openalex.org/W2437899239"],"abstract_inverted_index":{"EDAC":[0,22,47,139],"(Error":[1],"Detection":[2],"and":[3,28,54,69,85,94,130],"Correction)":[4],"techniques":[5],"guarantee":[6],"PVT":[7],"variation":[8,91,128],"safety":[9],"by":[10],"dynamically":[11],"fixing":[12],"timing":[13,35,72],"error":[14,73],"instead":[15],"of":[16],"providing":[17],"static":[18],"margins.":[19],"However,":[20],"previous":[21],"works":[23],"introduce":[24],"additional":[25],"area,":[26],"power":[27],"performance":[29,57,122],"penalty,":[30],"thus":[31,88],"the":[32,90],"benefit":[33],"from":[34],"margin":[36],"eliminating":[37],"is":[38,98],"limited.":[39],"In":[40],"this":[41],"paper,":[42],"we":[43],"propose":[44],"a":[45,101],"novel":[46],"Flip-Flop,":[48],"EDSU,":[49],"with":[50,75],"ultra-low":[51],"area":[52,83],"overhead":[53,84],"nearly":[55],"zero":[56],"penalty.":[58],"EDSU":[59,97,116],"utilizes":[60],"only":[61],"two":[62],"more":[63,121,127],"transistors":[64],"than":[65,137],"conventional":[66],"D-Flip":[67],"Flop":[68],"can":[70,80],"correct":[71],"simultaneously":[74],"detection.":[76],"The":[77],"ultra-lightweight":[78],"property":[79],"obviously":[81],"reduce":[82],"clock":[86],"load,":[87],"improve":[89],"tolerance":[92,129],"ability":[93],"energy":[95,132],"efficiency.":[96],"implemented":[99],"in":[100],"commercial":[102],"processor":[103],"at":[104,123,134],"SMIC":[105],"40":[106],"nm":[107],"technology":[108],"to":[109],"evaluate":[110],"its":[111],"benefits.":[112],"Simulation":[113],"result":[114],"shows":[115],"inserted":[117],"system":[118],"gains":[119],"12.5%":[120],"fixed":[124,135],"voltage,":[125],"25%":[126],"10.5%":[131],"saving":[133],"throughput":[136],"state-of-art":[138],"work.":[140]},"counts_by_year":[{"year":2022,"cited_by_count":1},{"year":2019,"cited_by_count":1},{"year":2018,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}