{"id":"https://openalex.org/W2485543099","doi":"https://doi.org/10.1587/elex.13.20160641","title":"Multi-scenario high-level synthesis for dynamic delay variation and its evaluation on FPGA platforms","display_name":"Multi-scenario high-level synthesis for dynamic delay variation and its evaluation on FPGA platforms","publication_year":2016,"publication_date":"2016-01-01","ids":{"openalex":"https://openalex.org/W2485543099","doi":"https://doi.org/10.1587/elex.13.20160641","mag":"2485543099"},"language":"en","primary_location":{"id":"doi:10.1587/elex.13.20160641","is_oa":true,"landing_page_url":"https://doi.org/10.1587/elex.13.20160641","pdf_url":"https://www.jstage.jst.go.jp/article/elex/13/18/13_13.20160641/_pdf","source":{"id":"https://openalex.org/S207433681","display_name":"IEICE Electronics Express","issn_l":"1349-2543","issn":["1349-2543","1349-9467"],"is_oa":true,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4320800604","host_organization_name":"Institute of Electronics, Information and Communication Engineers","host_organization_lineage":["https://openalex.org/P4320800604"],"host_organization_lineage_names":["Institute of Electronics, Information and Communication Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEICE Electronics Express","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"diamond","oa_url":"https://www.jstage.jst.go.jp/article/elex/13/18/13_13.20160641/_pdf","any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5012314055","display_name":"Koki Igawa","orcid":null},"institutions":[{"id":"https://openalex.org/I150744194","display_name":"Waseda University","ror":"https://ror.org/00ntfnx83","country_code":"JP","type":"education","lineage":["https://openalex.org/I150744194"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Koki Igawa","raw_affiliation_strings":["Department of Computer Science and Communications Engineering, Waseda University"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Computer Science and Communications Engineering, Waseda University","institution_ids":["https://openalex.org/I150744194"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5061982025","display_name":"Masao Yanagisawa","orcid":"https://orcid.org/0000-0002-5168-3214"},"institutions":[{"id":"https://openalex.org/I150744194","display_name":"Waseda University","ror":"https://ror.org/00ntfnx83","country_code":"JP","type":"education","lineage":["https://openalex.org/I150744194"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Masao Yanagisawa","raw_affiliation_strings":["Department of Computer Science and Communications Engineering, Waseda University"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Computer Science and Communications Engineering, Waseda University","institution_ids":["https://openalex.org/I150744194"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5087516286","display_name":"Nozomu Togawa","orcid":"https://orcid.org/0000-0003-3400-3587"},"institutions":[{"id":"https://openalex.org/I150744194","display_name":"Waseda University","ror":"https://ror.org/00ntfnx83","country_code":"JP","type":"education","lineage":["https://openalex.org/I150744194"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Nozomu Togawa","raw_affiliation_strings":["Department of Computer Science and Communications Engineering, Waseda University"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Computer Science and Communications Engineering, Waseda University","institution_ids":["https://openalex.org/I150744194"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I150744194"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":true,"cited_by_count":0,"citation_normalized_percentile":{"value":0.07022155,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"13","issue":"18","first_page":"20160641","last_page":"20160641"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.8092502355575562},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7263145446777344},{"id":"https://openalex.org/keywords/block","display_name":"Block (permutation group theory)","score":0.5239805579185486},{"id":"https://openalex.org/keywords/variation","display_name":"Variation (astronomy)","score":0.4673837423324585},{"id":"https://openalex.org/keywords/floorplan","display_name":"Floorplan","score":0.45759400725364685},{"id":"https://openalex.org/keywords/filter","display_name":"Filter (signal processing)","score":0.4544837474822998},{"id":"https://openalex.org/keywords/controller","display_name":"Controller (irrigation)","score":0.43178772926330566},{"id":"https://openalex.org/keywords/high-level-synthesis","display_name":"High-level synthesis","score":0.4270167946815491},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.3905330300331116},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3426555395126343},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.32518982887268066},{"id":"https://openalex.org/keywords/real-time-computing","display_name":"Real-time computing","score":0.324924111366272},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.32137784361839294}],"concepts":[{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.8092502355575562},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7263145446777344},{"id":"https://openalex.org/C2777210771","wikidata":"https://www.wikidata.org/wiki/Q4927124","display_name":"Block (permutation group theory)","level":2,"score":0.5239805579185486},{"id":"https://openalex.org/C2778334786","wikidata":"https://www.wikidata.org/wiki/Q1586270","display_name":"Variation (astronomy)","level":2,"score":0.4673837423324585},{"id":"https://openalex.org/C130145326","wikidata":"https://www.wikidata.org/wiki/Q1553985","display_name":"Floorplan","level":2,"score":0.45759400725364685},{"id":"https://openalex.org/C106131492","wikidata":"https://www.wikidata.org/wiki/Q3072260","display_name":"Filter (signal processing)","level":2,"score":0.4544837474822998},{"id":"https://openalex.org/C203479927","wikidata":"https://www.wikidata.org/wiki/Q5165939","display_name":"Controller (irrigation)","level":2,"score":0.43178772926330566},{"id":"https://openalex.org/C58013763","wikidata":"https://www.wikidata.org/wiki/Q5754574","display_name":"High-level synthesis","level":3,"score":0.4270167946815491},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3905330300331116},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3426555395126343},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.32518982887268066},{"id":"https://openalex.org/C79403827","wikidata":"https://www.wikidata.org/wiki/Q3988","display_name":"Real-time computing","level":1,"score":0.324924111366272},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.32137784361839294},{"id":"https://openalex.org/C31972630","wikidata":"https://www.wikidata.org/wiki/Q844240","display_name":"Computer vision","level":1,"score":0.0},{"id":"https://openalex.org/C44870925","wikidata":"https://www.wikidata.org/wiki/Q37547","display_name":"Astrophysics","level":1,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C86803240","wikidata":"https://www.wikidata.org/wiki/Q420","display_name":"Biology","level":0,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C6557445","wikidata":"https://www.wikidata.org/wiki/Q173113","display_name":"Agronomy","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1587/elex.13.20160641","is_oa":true,"landing_page_url":"https://doi.org/10.1587/elex.13.20160641","pdf_url":"https://www.jstage.jst.go.jp/article/elex/13/18/13_13.20160641/_pdf","source":{"id":"https://openalex.org/S207433681","display_name":"IEICE Electronics Express","issn_l":"1349-2543","issn":["1349-2543","1349-9467"],"is_oa":true,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4320800604","host_organization_name":"Institute of Electronics, Information and Communication Engineers","host_organization_lineage":["https://openalex.org/P4320800604"],"host_organization_lineage_names":["Institute of Electronics, Information and Communication Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEICE Electronics Express","raw_type":"journal-article"}],"best_oa_location":{"id":"doi:10.1587/elex.13.20160641","is_oa":true,"landing_page_url":"https://doi.org/10.1587/elex.13.20160641","pdf_url":"https://www.jstage.jst.go.jp/article/elex/13/18/13_13.20160641/_pdf","source":{"id":"https://openalex.org/S207433681","display_name":"IEICE Electronics Express","issn_l":"1349-2543","issn":["1349-2543","1349-9467"],"is_oa":true,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4320800604","host_organization_name":"Institute of Electronics, Information and Communication Engineers","host_organization_lineage":["https://openalex.org/P4320800604"],"host_organization_lineage_names":["Institute of Electronics, Information and Communication Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEICE Electronics Express","raw_type":"journal-article"},"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":true,"grobid_xml":true},"content_urls":{"pdf":"https://content.openalex.org/works/W2485543099.pdf","grobid_xml":"https://content.openalex.org/works/W2485543099.grobid-xml"},"referenced_works_count":8,"referenced_works":["https://openalex.org/W1624807520","https://openalex.org/W1989428908","https://openalex.org/W2003610890","https://openalex.org/W2066539969","https://openalex.org/W2129314919","https://openalex.org/W2288279914","https://openalex.org/W2463665318","https://openalex.org/W2504611138"],"related_works":["https://openalex.org/W2180598069","https://openalex.org/W2101589874","https://openalex.org/W2152584492","https://openalex.org/W3141861494","https://openalex.org/W2161004825","https://openalex.org/W1516038830","https://openalex.org/W2612099726","https://openalex.org/W2044534563","https://openalex.org/W2080729117","https://openalex.org/W1624807520"],"abstract_inverted_index":{"Multi-scenario":[0],"high-level":[1,24,87],"synthesis":[2,25,88],"for":[3],"distributed":[4],"register/controller":[5],"architecture":[6],"has":[7],"been":[8],"proposed":[9,59,111],"targeting":[10],"static":[11],"delay":[12,33,130,167],"variation.":[13,131],"In":[14],"this":[15,154],"paper,":[16],"we":[17,98,152],"extend":[18],"it":[19,119],"and":[20,63,80,95,117],"propose":[21],"a":[22,100,160],"floorplan-driven":[23],"algorithm":[26,60,112],"which":[27,127],"can":[28],"be":[29],"applied":[30],"to":[31,47,85],"dynamic":[32,129,166],"variation":[34,168],"by":[35,78,109],"effectively":[36,142],"using":[37,61],"an":[38,67,114],"error":[39],"prediction":[40],"technique,":[41],"where":[42,159],"pre-error":[43],"registers":[44,49],"are":[45],"introduced":[46],"local":[48],"in":[50],"every":[51],"circuit":[52,104,141,162],"block.":[53],"Experimental":[54],"results":[55],"show":[56],"that":[57,138],"the":[58,71,90,121,139,145,156],"two":[62],"three":[64,106],"scenarios":[65,107],"on":[66,82,144],"FPGA":[68,115,133,147],"chip":[69,116],"reduces":[70],"average":[72,83],"number":[73],"of":[74,92],"required":[75],"control":[76],"steps":[77],"17.6%":[79],"25.5%":[81],"compared":[84],"worst-case":[86],"at":[89],"expense":[91],"increasing":[93],"lookup-tables":[94],"flip-flops.":[96],"Moreover,":[97],"implement":[99],"multi-scenario":[101,161],"elliptic-wave-filter":[102],"(EWF)":[103],"with":[105,123],"synthesized":[108],"our":[110],"onto":[113],"run":[118],"under":[120,164],"environment":[122],"varying":[124],"supply":[125],"voltages":[126],"causes":[128],"The":[132],"implementation":[134],"experiments":[135],"also":[136],"demonstrate":[137],"EWF":[140],"runs":[143,163],"real":[146,165],"chip.":[148],"As":[149],"far":[150],"as":[151],"know,":[153],"is":[155],"world-first":[157],"experiment":[158],"environment.":[169]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}