{"id":"https://openalex.org/W2295593987","doi":"https://doi.org/10.1587/elex.13.20150493","title":"Ultralow power processor employing block instruction for ECG applications","display_name":"Ultralow power processor employing block instruction for ECG applications","publication_year":2016,"publication_date":"2016-01-01","ids":{"openalex":"https://openalex.org/W2295593987","doi":"https://doi.org/10.1587/elex.13.20150493","mag":"2295593987"},"language":"en","primary_location":{"id":"doi:10.1587/elex.13.20150493","is_oa":true,"landing_page_url":"https://doi.org/10.1587/elex.13.20150493","pdf_url":"https://www.jstage.jst.go.jp/article/elex/13/2/13_13.20150493/_pdf","source":{"id":"https://openalex.org/S207433681","display_name":"IEICE Electronics Express","issn_l":"1349-2543","issn":["1349-2543","1349-9467"],"is_oa":true,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4320800604","host_organization_name":"Institute of Electronics, Information and Communication Engineers","host_organization_lineage":["https://openalex.org/P4320800604"],"host_organization_lineage_names":["Institute of Electronics, Information and Communication Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEICE Electronics Express","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"diamond","oa_url":"https://www.jstage.jst.go.jp/article/elex/13/2/13_13.20150493/_pdf","any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5001810119","display_name":"Jing Qiu","orcid":"https://orcid.org/0000-0003-0587-2994"},"institutions":[{"id":"https://openalex.org/I4210092088","display_name":"Zhejiang Province Institute of Architectural Design and Research","ror":"https://ror.org/00f89ms08","country_code":"CN","type":"facility","lineage":["https://openalex.org/I4210092088"]},{"id":"https://openalex.org/I76130692","display_name":"Zhejiang University","ror":"https://ror.org/00a2xv884","country_code":"CN","type":"education","lineage":["https://openalex.org/I76130692"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Jing Qiu","raw_affiliation_strings":["Institute of VLSI Design, Zhejiang University"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Institute of VLSI Design, Zhejiang University","institution_ids":["https://openalex.org/I4210092088","https://openalex.org/I76130692"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5046536624","display_name":"Xiaoyan Xiang","orcid":"https://orcid.org/0000-0002-5602-2749"},"institutions":[{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Xiaoyan Xiang","raw_affiliation_strings":["State Key Laboratory of ASIC & System, Fudan University"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"State Key Laboratory of ASIC & System, Fudan University","institution_ids":["https://openalex.org/I24943067"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100716616","display_name":"Zhijian Chen","orcid":"https://orcid.org/0000-0002-5844-0135"},"institutions":[{"id":"https://openalex.org/I4210092088","display_name":"Zhejiang Province Institute of Architectural Design and Research","ror":"https://ror.org/00f89ms08","country_code":"CN","type":"facility","lineage":["https://openalex.org/I4210092088"]},{"id":"https://openalex.org/I76130692","display_name":"Zhejiang University","ror":"https://ror.org/00a2xv884","country_code":"CN","type":"education","lineage":["https://openalex.org/I76130692"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Zhijian Chen","raw_affiliation_strings":["Institute of VLSI Design, Zhejiang University"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Institute of VLSI Design, Zhejiang University","institution_ids":["https://openalex.org/I4210092088","https://openalex.org/I76130692"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5022767878","display_name":"Jianyi Meng","orcid":null},"institutions":[{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Jianyi Meng","raw_affiliation_strings":["State Key Laboratory of ASIC & System, Fudan University"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"State Key Laboratory of ASIC & System, Fudan University","institution_ids":["https://openalex.org/I24943067"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5100686691","display_name":"Yong Ding","orcid":"https://orcid.org/0000-0002-5226-7511"},"institutions":[{"id":"https://openalex.org/I4210092088","display_name":"Zhejiang Province Institute of Architectural Design and Research","ror":"https://ror.org/00f89ms08","country_code":"CN","type":"facility","lineage":["https://openalex.org/I4210092088"]},{"id":"https://openalex.org/I76130692","display_name":"Zhejiang University","ror":"https://ror.org/00a2xv884","country_code":"CN","type":"education","lineage":["https://openalex.org/I76130692"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Yong Ding","raw_affiliation_strings":["Institute of VLSI Design, Zhejiang University"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Institute of VLSI Design, Zhejiang University","institution_ids":["https://openalex.org/I4210092088","https://openalex.org/I76130692"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.2078,"has_fulltext":true,"cited_by_count":2,"citation_normalized_percentile":{"value":0.58385728,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":"13","issue":"2","first_page":"20150493","last_page":"20150493"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11021","display_name":"ECG Monitoring and Analysis","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/2705","display_name":"Cardiology and Cardiovascular Medicine"},"field":{"id":"https://openalex.org/fields/27","display_name":"Medicine"},"domain":{"id":"https://openalex.org/domains/4","display_name":"Health Sciences"}},"topics":[{"id":"https://openalex.org/T11021","display_name":"ECG Monitoring and Analysis","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/2705","display_name":"Cardiology and Cardiovascular Medicine"},"field":{"id":"https://openalex.org/fields/27","display_name":"Medicine"},"domain":{"id":"https://openalex.org/domains/4","display_name":"Health Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9980000257492065,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7870560884475708},{"id":"https://openalex.org/keywords/block","display_name":"Block (permutation group theory)","score":0.7549322843551636},{"id":"https://openalex.org/keywords/power-consumption","display_name":"Power consumption","score":0.5762946605682373},{"id":"https://openalex.org/keywords/decoding-methods","display_name":"Decoding methods","score":0.5598583221435547},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.54914790391922},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5426852703094482},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.5222024321556091},{"id":"https://openalex.org/keywords/code","display_name":"Code (set theory)","score":0.48438888788223267},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.44808638095855713},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.38736823201179504},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.2218494713306427}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7870560884475708},{"id":"https://openalex.org/C2777210771","wikidata":"https://www.wikidata.org/wiki/Q4927124","display_name":"Block (permutation group theory)","level":2,"score":0.7549322843551636},{"id":"https://openalex.org/C2984118289","wikidata":"https://www.wikidata.org/wiki/Q29954","display_name":"Power consumption","level":3,"score":0.5762946605682373},{"id":"https://openalex.org/C57273362","wikidata":"https://www.wikidata.org/wiki/Q576722","display_name":"Decoding methods","level":2,"score":0.5598583221435547},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.54914790391922},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5426852703094482},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.5222024321556091},{"id":"https://openalex.org/C2776760102","wikidata":"https://www.wikidata.org/wiki/Q5139990","display_name":"Code (set theory)","level":3,"score":0.48438888788223267},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.44808638095855713},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.38736823201179504},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.2218494713306427},{"id":"https://openalex.org/C177264268","wikidata":"https://www.wikidata.org/wiki/Q1514741","display_name":"Set (abstract data type)","level":2,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1587/elex.13.20150493","is_oa":true,"landing_page_url":"https://doi.org/10.1587/elex.13.20150493","pdf_url":"https://www.jstage.jst.go.jp/article/elex/13/2/13_13.20150493/_pdf","source":{"id":"https://openalex.org/S207433681","display_name":"IEICE Electronics Express","issn_l":"1349-2543","issn":["1349-2543","1349-9467"],"is_oa":true,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4320800604","host_organization_name":"Institute of Electronics, Information and Communication Engineers","host_organization_lineage":["https://openalex.org/P4320800604"],"host_organization_lineage_names":["Institute of Electronics, Information and Communication Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEICE Electronics Express","raw_type":"journal-article"}],"best_oa_location":{"id":"doi:10.1587/elex.13.20150493","is_oa":true,"landing_page_url":"https://doi.org/10.1587/elex.13.20150493","pdf_url":"https://www.jstage.jst.go.jp/article/elex/13/2/13_13.20150493/_pdf","source":{"id":"https://openalex.org/S207433681","display_name":"IEICE Electronics Express","issn_l":"1349-2543","issn":["1349-2543","1349-9467"],"is_oa":true,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4320800604","host_organization_name":"Institute of Electronics, Information and Communication Engineers","host_organization_lineage":["https://openalex.org/P4320800604"],"host_organization_lineage_names":["Institute of Electronics, Information and Communication Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEICE Electronics Express","raw_type":"journal-article"},"sustainable_development_goals":[{"score":0.7900000214576721,"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"grobid_xml":true,"pdf":true},"content_urls":{"pdf":"https://content.openalex.org/works/W2295593987.pdf","grobid_xml":"https://content.openalex.org/works/W2295593987.grobid-xml"},"referenced_works_count":7,"referenced_works":["https://openalex.org/W1968972437","https://openalex.org/W1976321635","https://openalex.org/W2046480837","https://openalex.org/W2099619765","https://openalex.org/W2134626271","https://openalex.org/W2139677263","https://openalex.org/W2160439670"],"related_works":["https://openalex.org/W3203142394","https://openalex.org/W4302615923","https://openalex.org/W2542937328","https://openalex.org/W1974101135","https://openalex.org/W2351061015","https://openalex.org/W2017509870","https://openalex.org/W4360952157","https://openalex.org/W4220731478","https://openalex.org/W1968289971","https://openalex.org/W4300588357"],"abstract_inverted_index":{"Conventional":[0],"processors":[1],"that":[2,74],"execute":[3],"a":[4,8,22,56],"single":[5],"instruction":[6,38,48],"at":[7],"time":[9],"are":[10],"easy":[11],"to":[12,27,93],"implement":[13],"but":[14],"lack":[15],"the":[16,47,75,81],"power":[17,29,83],"efficiency.":[18],"This":[19],"paper":[20],"presents":[21],"novel":[23],"hardware-software":[24],"co-designed":[25],"method":[26],"save":[28],"consumption":[30,84],"for":[31],"ECG":[32],"applications.":[33],"The":[34,58,71],"software":[35],"generates":[36],"block":[37,62],"which":[39],"is":[40],"comprised":[41],"of":[42],"several":[43],"atomic":[44],"operations,":[45],"reduces":[46],"memory":[49,53],"space,":[50],"and":[51,68,85,90],"merges":[52],"operations":[54],"within":[55],"block.":[57],"hardware":[59],"executes":[60],"instructions":[61],"by":[63,88],"block,":[64],"eliminates":[65],"redundant":[66],"fetching":[67],"decoding":[69],"operations.":[70],"experiments":[72],"indicate":[73],"proposed":[76],"design":[77],"methodology":[78],"can":[79],"reduce":[80],"active":[82],"code":[86],"size":[87],"40%":[89],"55%":[91],"relative":[92],"CK802":[94],"(a":[95],"conventional":[96],"processor).":[97]},"counts_by_year":[{"year":2022,"cited_by_count":1},{"year":2017,"cited_by_count":1}],"updated_date":"2026-07-31T08:31:51.225901","created_date":"2025-10-10T00:00:00"}