{"id":"https://openalex.org/W2293187644","doi":"https://doi.org/10.1587/elex.12.20150839","title":"Logic operation-based DFT method and 1R memristive crossbar March-like test algorithm","display_name":"Logic operation-based DFT method and 1R memristive crossbar March-like test algorithm","publication_year":2015,"publication_date":"2015-01-01","ids":{"openalex":"https://openalex.org/W2293187644","doi":"https://doi.org/10.1587/elex.12.20150839","mag":"2293187644"},"language":"en","primary_location":{"id":"doi:10.1587/elex.12.20150839","is_oa":true,"landing_page_url":"https://doi.org/10.1587/elex.12.20150839","pdf_url":"https://www.jstage.jst.go.jp/article/elex/12/23/12_12.20150839/_pdf","source":{"id":"https://openalex.org/S207433681","display_name":"IEICE Electronics Express","issn_l":"1349-2543","issn":["1349-2543","1349-9467"],"is_oa":true,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4320800604","host_organization_name":"Institute of Electronics, Information and Communication Engineers","host_organization_lineage":["https://openalex.org/P4320800604"],"host_organization_lineage_names":["Institute of Electronics, Information and Communication Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEICE Electronics Express","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"diamond","oa_url":"https://www.jstage.jst.go.jp/article/elex/12/23/12_12.20150839/_pdf","any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5100346838","display_name":"Peng Liu","orcid":"https://orcid.org/0000-0002-5694-6271"},"institutions":[{"id":"https://openalex.org/I16609230","display_name":"Hunan University","ror":"https://ror.org/05htk5m33","country_code":"CN","type":"education","lineage":["https://openalex.org/I16609230"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Peng Liu","raw_affiliation_strings":["College of Computer Science and Electronic Engineering, Hunan University"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"College of Computer Science and Electronic Engineering, Hunan University","institution_ids":["https://openalex.org/I16609230"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5078944975","display_name":"Zhiqiang You","orcid":"https://orcid.org/0000-0001-9924-0685"},"institutions":[{"id":"https://openalex.org/I16609230","display_name":"Hunan University","ror":"https://ror.org/05htk5m33","country_code":"CN","type":"education","lineage":["https://openalex.org/I16609230"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Zhiqiang You","raw_affiliation_strings":["College of Computer Science and Electronic Engineering, Hunan University"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"College of Computer Science and Electronic Engineering, Hunan University","institution_ids":["https://openalex.org/I16609230"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5005253377","display_name":"Jishun Kuang","orcid":"https://orcid.org/0000-0001-9451-7980"},"institutions":[{"id":"https://openalex.org/I16609230","display_name":"Hunan University","ror":"https://ror.org/05htk5m33","country_code":"CN","type":"education","lineage":["https://openalex.org/I16609230"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Jishun Kuang","raw_affiliation_strings":["College of Computer Science and Electronic Engineering, Hunan University"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"College of Computer Science and Electronic Engineering, Hunan University","institution_ids":["https://openalex.org/I16609230"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5112113390","display_name":"Zhipeng Hu","orcid":null},"institutions":[{"id":"https://openalex.org/I16609230","display_name":"Hunan University","ror":"https://ror.org/05htk5m33","country_code":"CN","type":"education","lineage":["https://openalex.org/I16609230"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Zhipeng Hu","raw_affiliation_strings":["College of Computer Science and Electronic Engineering, Hunan University"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"College of Computer Science and Electronic Engineering, Hunan University","institution_ids":["https://openalex.org/I16609230"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5042452580","display_name":"Weizheng Wang","orcid":"https://orcid.org/0000-0002-5879-585X"},"institutions":[{"id":"https://openalex.org/I56934997","display_name":"Changsha University of Science and Technology","ror":"https://ror.org/03yph8055","country_code":"CN","type":"education","lineage":["https://openalex.org/I56934997"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Weizheng Wang","raw_affiliation_strings":["College of Computer and Communication Engineering, Changsha University of Science and Technology"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"College of Computer and Communication Engineering, Changsha University of Science and Technology","institution_ids":["https://openalex.org/I56934997"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":5,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":1.0042,"has_fulltext":true,"cited_by_count":11,"citation_normalized_percentile":{"value":0.80446238,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":"12","issue":"23","first_page":"20150839","last_page":"20150839"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12808","display_name":"Ferroelectric and Negative Capacitance Devices","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/crossbar-switch","display_name":"Crossbar switch","score":0.8945027589797974},{"id":"https://openalex.org/keywords/memristor","display_name":"Memristor","score":0.8396641612052917},{"id":"https://openalex.org/keywords/resistive-random-access-memory","display_name":"Resistive random-access memory","score":0.7263321876525879},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5969405770301819},{"id":"https://openalex.org/keywords/testability","display_name":"Testability","score":0.5616698861122131},{"id":"https://openalex.org/keywords/overhead","display_name":"Overhead (engineering)","score":0.5459910035133362},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.46895068883895874},{"id":"https://openalex.org/keywords/design-for-testing","display_name":"Design for testing","score":0.42776599526405334},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.38747644424438477},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.3761698603630066},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.3491377830505371},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3458622097969055},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.33541953563690186},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.32174256443977356},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2246098518371582},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.1710260510444641},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.13987308740615845},{"id":"https://openalex.org/keywords/reliability-engineering","display_name":"Reliability engineering","score":0.08797839283943176}],"concepts":[{"id":"https://openalex.org/C29984679","wikidata":"https://www.wikidata.org/wiki/Q1929149","display_name":"Crossbar switch","level":2,"score":0.8945027589797974},{"id":"https://openalex.org/C150072547","wikidata":"https://www.wikidata.org/wiki/Q212923","display_name":"Memristor","level":2,"score":0.8396641612052917},{"id":"https://openalex.org/C182019814","wikidata":"https://www.wikidata.org/wiki/Q1143830","display_name":"Resistive random-access memory","level":3,"score":0.7263321876525879},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5969405770301819},{"id":"https://openalex.org/C51234621","wikidata":"https://www.wikidata.org/wiki/Q2149495","display_name":"Testability","level":2,"score":0.5616698861122131},{"id":"https://openalex.org/C2779960059","wikidata":"https://www.wikidata.org/wiki/Q7113681","display_name":"Overhead (engineering)","level":2,"score":0.5459910035133362},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.46895068883895874},{"id":"https://openalex.org/C190874656","wikidata":"https://www.wikidata.org/wiki/Q5264347","display_name":"Design for testing","level":3,"score":0.42776599526405334},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.38747644424438477},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3761698603630066},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.3491377830505371},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3458622097969055},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.33541953563690186},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.32174256443977356},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2246098518371582},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.1710260510444641},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.13987308740615845},{"id":"https://openalex.org/C200601418","wikidata":"https://www.wikidata.org/wiki/Q2193887","display_name":"Reliability engineering","level":1,"score":0.08797839283943176},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1587/elex.12.20150839","is_oa":true,"landing_page_url":"https://doi.org/10.1587/elex.12.20150839","pdf_url":"https://www.jstage.jst.go.jp/article/elex/12/23/12_12.20150839/_pdf","source":{"id":"https://openalex.org/S207433681","display_name":"IEICE Electronics Express","issn_l":"1349-2543","issn":["1349-2543","1349-9467"],"is_oa":true,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4320800604","host_organization_name":"Institute of Electronics, Information and Communication Engineers","host_organization_lineage":["https://openalex.org/P4320800604"],"host_organization_lineage_names":["Institute of Electronics, Information and Communication Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEICE Electronics Express","raw_type":"journal-article"}],"best_oa_location":{"id":"doi:10.1587/elex.12.20150839","is_oa":true,"landing_page_url":"https://doi.org/10.1587/elex.12.20150839","pdf_url":"https://www.jstage.jst.go.jp/article/elex/12/23/12_12.20150839/_pdf","source":{"id":"https://openalex.org/S207433681","display_name":"IEICE Electronics Express","issn_l":"1349-2543","issn":["1349-2543","1349-9467"],"is_oa":true,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4320800604","host_organization_name":"Institute of Electronics, Information and Communication Engineers","host_organization_lineage":["https://openalex.org/P4320800604"],"host_organization_lineage_names":["Institute of Electronics, Information and Communication Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEICE Electronics Express","raw_type":"journal-article"},"sustainable_development_goals":[{"display_name":"Sustainable cities and communities","score":0.5199999809265137,"id":"https://metadata.un.org/sdg/11"}],"awards":[{"id":"https://openalex.org/G5234591334","display_name":null,"funder_award_id":"61303042","funder_id":"https://openalex.org/F4320321001","funder_display_name":"National Natural Science Foundation of China"},{"id":"https://openalex.org/G667783809","display_name":null,"funder_award_id":"61472123","funder_id":"https://openalex.org/F4320321001","funder_display_name":"National Natural Science Foundation of China"},{"id":"https://openalex.org/G7665694317","display_name":null,"funder_award_id":"Grant No. 61472123","funder_id":"https://openalex.org/F4320321001","funder_display_name":"National Natural Science Foundation of China"}],"funders":[{"id":"https://openalex.org/F4320321001","display_name":"National Natural Science Foundation of China","ror":"https://ror.org/01h0zpd94"}],"has_content":{"grobid_xml":true,"pdf":true},"content_urls":{"pdf":"https://content.openalex.org/works/W2293187644.pdf","grobid_xml":"https://content.openalex.org/works/W2293187644.grobid-xml"},"referenced_works_count":9,"referenced_works":["https://openalex.org/W1529971285","https://openalex.org/W1595368737","https://openalex.org/W1971319818","https://openalex.org/W2067446715","https://openalex.org/W2081729575","https://openalex.org/W2112181056","https://openalex.org/W2125223858","https://openalex.org/W2157007809","https://openalex.org/W2521159225"],"related_works":["https://openalex.org/W3005999147","https://openalex.org/W2015497999","https://openalex.org/W3164474614","https://openalex.org/W2171130799","https://openalex.org/W3173413269","https://openalex.org/W2015477599","https://openalex.org/W2548135880","https://openalex.org/W2144085790","https://openalex.org/W3177379469","https://openalex.org/W1568378063"],"abstract_inverted_index":{"As":[0],"an":[1],"attractive":[2],"option":[3],"of":[4],"future":[5],"non-volatile":[6],"memories":[7],"(NVM),":[8],"resistive":[9],"random":[10],"access":[11],"memory":[12],"(RRAM)":[13],"has":[14],"attracted":[15],"more":[16],"attentions.":[17],"Due":[18],"to":[19,62],"its":[20],"high":[21],"density":[22],"and":[23],"low":[24],"power,":[25],"one":[26],"memristor":[27],"(1R)":[28],"crossbar":[29,50,70],"is":[30,83,98],"a":[31,40,77,102],"dominant":[32],"RRAM":[33],"structure.":[34],"In":[35,52],"this":[36,53],"paper,":[37],"we":[38],"propose":[39],"logic":[41,56],"operation-based":[42],"design":[43],"for":[44,48,86],"testability":[45],"(DFT)":[46],"architecture":[47],"1R":[49],"testing.":[51],"architecture,":[54,89],"memristor-aided":[55],"(MAGIC)":[57],"NOR":[58],"gates":[59],"are":[60,71],"embedded":[61],"check":[63],"whether":[64],"all":[65,92],"the":[66,69,87],"cells":[67],"in":[68],"0":[72],"s":[73],"or":[74],"not":[75],"at":[76],"time.":[78],"A":[79],"March-like":[80],"test":[81,96],"algorithm":[82],"also":[84],"presented":[85],"proposed":[88],"which":[90],"covers":[91],"modeled":[93],"faults.":[94],"The":[95],"time":[97],"reduced":[99],"drastically":[100],"with":[101],"little":[103],"area":[104],"overhead.":[105]},"counts_by_year":[{"year":2024,"cited_by_count":1},{"year":2023,"cited_by_count":1},{"year":2022,"cited_by_count":1},{"year":2021,"cited_by_count":2},{"year":2020,"cited_by_count":1},{"year":2018,"cited_by_count":2},{"year":2017,"cited_by_count":1},{"year":2016,"cited_by_count":2}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}