{"id":"https://openalex.org/W2176048783","doi":"https://doi.org/10.1587/elex.12.20150695","title":"Two phase clocked subthreshold adiabatic logic circuit","display_name":"Two phase clocked subthreshold adiabatic logic circuit","publication_year":2015,"publication_date":"2015-01-01","ids":{"openalex":"https://openalex.org/W2176048783","doi":"https://doi.org/10.1587/elex.12.20150695","mag":"2176048783"},"language":"en","primary_location":{"id":"doi:10.1587/elex.12.20150695","is_oa":true,"landing_page_url":"https://doi.org/10.1587/elex.12.20150695","pdf_url":"https://www.jstage.jst.go.jp/article/elex/12/20/12_12.20150695/_pdf","source":{"id":"https://openalex.org/S207433681","display_name":"IEICE Electronics Express","issn_l":"1349-2543","issn":["1349-2543","1349-9467"],"is_oa":true,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4320800604","host_organization_name":"Institute of Electronics, Information and Communication Engineers","host_organization_lineage":["https://openalex.org/P4320800604"],"host_organization_lineage_names":["Institute of Electronics, Information and Communication Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEICE Electronics Express","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"diamond","oa_url":"https://www.jstage.jst.go.jp/article/elex/12/20/12_12.20150695/_pdf","any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5065487546","display_name":"Kazunari Kato","orcid":null},"institutions":[{"id":"https://openalex.org/I42405503","display_name":"Gifu University","ror":"https://ror.org/024exxj48","country_code":"JP","type":"education","lineage":["https://openalex.org/I42405503"]}],"countries":["JP"],"is_corresponding":true,"raw_author_name":"Kazunari Kato","raw_affiliation_strings":["Graduate School of Eng., Gifu University"],"affiliations":[{"raw_affiliation_string":"Graduate School of Eng., Gifu University","institution_ids":["https://openalex.org/I42405503"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5043735152","display_name":"Yasuhiro Takahashi","orcid":"https://orcid.org/0000-0002-1653-8425"},"institutions":[{"id":"https://openalex.org/I42405503","display_name":"Gifu University","ror":"https://ror.org/024exxj48","country_code":"JP","type":"education","lineage":["https://openalex.org/I42405503"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Yasuhiro Takahashi","raw_affiliation_strings":["Faculty of Eng., Gifu University"],"affiliations":[{"raw_affiliation_string":"Faculty of Eng., Gifu University","institution_ids":["https://openalex.org/I42405503"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5108512806","display_name":"Toshikazu Sekine","orcid":null},"institutions":[{"id":"https://openalex.org/I42405503","display_name":"Gifu University","ror":"https://ror.org/024exxj48","country_code":"JP","type":"education","lineage":["https://openalex.org/I42405503"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Toshikazu Sekine","raw_affiliation_strings":["Faculty of Eng., Gifu University"],"affiliations":[{"raw_affiliation_string":"Faculty of Eng., Gifu University","institution_ids":["https://openalex.org/I42405503"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5065487546"],"corresponding_institution_ids":["https://openalex.org/I42405503"],"apc_list":null,"apc_paid":null,"fwci":0.3946,"has_fulltext":true,"cited_by_count":6,"citation_normalized_percentile":{"value":0.67374477,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":"12","issue":"20","first_page":"20150695","last_page":"20150695"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10682","display_name":"Quantum Computing Algorithms and Architecture","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/subthreshold-conduction","display_name":"Subthreshold conduction","score":0.6975855827331543},{"id":"https://openalex.org/keywords/adiabatic-circuit","display_name":"Adiabatic circuit","score":0.6042299270629883},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.51804518699646},{"id":"https://openalex.org/keywords/adiabatic-process","display_name":"Adiabatic process","score":0.5012450218200684},{"id":"https://openalex.org/keywords/pass-transistor-logic","display_name":"Pass transistor logic","score":0.4900123178958893},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.4717615246772766},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.4278353452682495},{"id":"https://openalex.org/keywords/phase","display_name":"Phase (matter)","score":0.4224183261394501},{"id":"https://openalex.org/keywords/logic-family","display_name":"Logic family","score":0.4191087484359741},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.40687328577041626},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.35625022649765015},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.3153759241104126},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.29722148180007935},{"id":"https://openalex.org/keywords/digital-electronics","display_name":"Digital electronics","score":0.2241521179676056},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.1803635060787201},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.15992578864097595},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.11416476964950562},{"id":"https://openalex.org/keywords/quantum-mechanics","display_name":"Quantum mechanics","score":0.06775960326194763}],"concepts":[{"id":"https://openalex.org/C156465305","wikidata":"https://www.wikidata.org/wiki/Q1658601","display_name":"Subthreshold conduction","level":4,"score":0.6975855827331543},{"id":"https://openalex.org/C87606752","wikidata":"https://www.wikidata.org/wiki/Q4682637","display_name":"Adiabatic circuit","level":5,"score":0.6042299270629883},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.51804518699646},{"id":"https://openalex.org/C109663097","wikidata":"https://www.wikidata.org/wiki/Q182453","display_name":"Adiabatic process","level":2,"score":0.5012450218200684},{"id":"https://openalex.org/C198521697","wikidata":"https://www.wikidata.org/wiki/Q7142438","display_name":"Pass transistor logic","level":4,"score":0.4900123178958893},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.4717615246772766},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4278353452682495},{"id":"https://openalex.org/C44280652","wikidata":"https://www.wikidata.org/wiki/Q104837","display_name":"Phase (matter)","level":2,"score":0.4224183261394501},{"id":"https://openalex.org/C162454741","wikidata":"https://www.wikidata.org/wiki/Q173359","display_name":"Logic family","level":4,"score":0.4191087484359741},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.40687328577041626},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.35625022649765015},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.3153759241104126},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.29722148180007935},{"id":"https://openalex.org/C81843906","wikidata":"https://www.wikidata.org/wiki/Q173156","display_name":"Digital electronics","level":3,"score":0.2241521179676056},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.1803635060787201},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.15992578864097595},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.11416476964950562},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.06775960326194763}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1587/elex.12.20150695","is_oa":true,"landing_page_url":"https://doi.org/10.1587/elex.12.20150695","pdf_url":"https://www.jstage.jst.go.jp/article/elex/12/20/12_12.20150695/_pdf","source":{"id":"https://openalex.org/S207433681","display_name":"IEICE Electronics Express","issn_l":"1349-2543","issn":["1349-2543","1349-9467"],"is_oa":true,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4320800604","host_organization_name":"Institute of Electronics, Information and Communication Engineers","host_organization_lineage":["https://openalex.org/P4320800604"],"host_organization_lineage_names":["Institute of Electronics, Information and Communication Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEICE Electronics Express","raw_type":"journal-article"}],"best_oa_location":{"id":"doi:10.1587/elex.12.20150695","is_oa":true,"landing_page_url":"https://doi.org/10.1587/elex.12.20150695","pdf_url":"https://www.jstage.jst.go.jp/article/elex/12/20/12_12.20150695/_pdf","source":{"id":"https://openalex.org/S207433681","display_name":"IEICE Electronics Express","issn_l":"1349-2543","issn":["1349-2543","1349-9467"],"is_oa":true,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4320800604","host_organization_name":"Institute of Electronics, Information and Communication Engineers","host_organization_lineage":["https://openalex.org/P4320800604"],"host_organization_lineage_names":["Institute of Electronics, Information and Communication Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEICE Electronics Express","raw_type":"journal-article"},"sustainable_development_goals":[{"display_name":"Affordable and clean energy","score":0.5199999809265137,"id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[{"id":"https://openalex.org/F4320322832","display_name":"University of Tokyo","ror":"https://ror.org/057zh3y96"}],"has_content":{"pdf":true,"grobid_xml":true},"content_urls":{"pdf":"https://content.openalex.org/works/W2176048783.pdf","grobid_xml":"https://content.openalex.org/works/W2176048783.grobid-xml"},"referenced_works_count":15,"referenced_works":["https://openalex.org/W649475307","https://openalex.org/W1968687386","https://openalex.org/W1984890273","https://openalex.org/W2012256867","https://openalex.org/W2018219387","https://openalex.org/W2085952730","https://openalex.org/W2094634924","https://openalex.org/W2122984966","https://openalex.org/W2123607016","https://openalex.org/W2129109928","https://openalex.org/W2312722992","https://openalex.org/W2332182780","https://openalex.org/W2401412508","https://openalex.org/W2537345777","https://openalex.org/W4241494862"],"related_works":["https://openalex.org/W2580743037","https://openalex.org/W3023368799","https://openalex.org/W2159448561","https://openalex.org/W2965791759","https://openalex.org/W2988242922","https://openalex.org/W2042750210","https://openalex.org/W2008009631","https://openalex.org/W2147530955","https://openalex.org/W1521268501","https://openalex.org/W2156660390"],"abstract_inverted_index":{"Energy":[0],"harvesting":[1,43],"is":[2,21],"a":[3,74],"technique":[4],"that":[5,79,98,129],"captures":[6],"an":[7,134],"effective":[8],"power":[9,16,36,51],"source.":[10],"However,":[11],"the":[12,19,35,59,64,81,86,119,125,130,139],"energy":[13,42],"obtained":[14],"from":[15,32],"resources":[17],"in":[18],"environment":[20],"insufficient,":[22],"as":[23],"only":[24],"low":[25,50],"levels":[26],"of":[27,38],"voltage/current":[28],"can":[29],"be":[30,46],"generated":[31],"it.":[33],"Therefore,":[34],"consumption":[37],"logic":[39,61,67,77,83,88],"circuits":[40,117],"for":[41],"has":[44,133],"to":[45],"reduced.":[47],"To":[48],"achieve":[49],"consumption,":[52],"we":[53,72],"may":[54],"consider":[55],"two":[56],"low-power":[57],"techniques:":[58],"adiabatic":[60,82],"circuit":[62,78,84,92,132],"and":[63,102,106,112,124],"sub-threshold":[65,87],"CMOS":[66,76],"circuit.":[68,89,141],"In":[69],"this":[70],"paper,":[71],"propose":[73],"new":[75],"combines":[80],"with":[85,138],"The":[90,122],"proposed":[91,120,131],"employs":[93],"two-phase":[94],"clock":[95],"supply":[96],"voltages":[97],"have":[99],"different":[100],"amplitude":[101],"frequency.":[103],"We":[104],"design":[105],"implement":[107],"NAND,":[108],"XOR,":[109],"half-adder,":[110],"full-adder,":[111],"4":[113],"\u00d7":[114],"4-bit":[115],"multiplier":[116],"using":[118],"method.":[121],"simulation":[123],"measurement":[126],"results":[127],"show":[128],"ultra-low-power":[135],"characteristic":[136],"compared":[137],"conventional":[140]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2024,"cited_by_count":1},{"year":2022,"cited_by_count":1},{"year":2021,"cited_by_count":1},{"year":2018,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}