{"id":"https://openalex.org/W1912152853","doi":"https://doi.org/10.1587/elex.12.20150642","title":"Delay-optimized floating point fused add-subtract unit","display_name":"Delay-optimized floating point fused add-subtract unit","publication_year":2015,"publication_date":"2015-01-01","ids":{"openalex":"https://openalex.org/W1912152853","doi":"https://doi.org/10.1587/elex.12.20150642","mag":"1912152853"},"language":"en","primary_location":{"id":"doi:10.1587/elex.12.20150642","is_oa":true,"landing_page_url":"https://doi.org/10.1587/elex.12.20150642","pdf_url":"https://www.jstage.jst.go.jp/article/elex/12/17/12_12.20150642/_pdf","source":{"id":"https://openalex.org/S207433681","display_name":"IEICE Electronics Express","issn_l":"1349-2543","issn":["1349-2543","1349-9467"],"is_oa":true,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4320800604","host_organization_name":"Institute of Electronics, Information and Communication Engineers","host_organization_lineage":["https://openalex.org/P4320800604"],"host_organization_lineage_names":["Institute of Electronics, Information and Communication Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEICE Electronics Express","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"diamond","oa_url":"https://www.jstage.jst.go.jp/article/elex/12/17/12_12.20150642/_pdf","any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5057032098","display_name":"Liu De","orcid":"https://orcid.org/0000-0002-9430-9732"},"institutions":[{"id":"https://openalex.org/I204983213","display_name":"Harbin Institute of Technology","ror":"https://ror.org/01yqg2h08","country_code":"CN","type":"education","lineage":["https://openalex.org/I204983213"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"De Liu","raw_affiliation_strings":["Harbin Institute of Technology Shenzhen Graduate School","Harbin Institute of technology Shenzhen Graduate School"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Harbin Institute of Technology Shenzhen Graduate School","institution_ids":["https://openalex.org/I204983213"]},{"raw_affiliation_string":"Harbin Institute of technology Shenzhen Graduate School","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5009651653","display_name":"Mingjiang Wang","orcid":"https://orcid.org/0000-0002-4706-009X"},"institutions":[{"id":"https://openalex.org/I204983213","display_name":"Harbin Institute of Technology","ror":"https://ror.org/01yqg2h08","country_code":"CN","type":"education","lineage":["https://openalex.org/I204983213"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"MingJiang Wang","raw_affiliation_strings":["Harbin Institute of Technology Shenzhen Graduate School","Harbin Institute of technology Shenzhen Graduate School"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Harbin Institute of Technology Shenzhen Graduate School","institution_ids":["https://openalex.org/I204983213"]},{"raw_affiliation_string":"Harbin Institute of technology Shenzhen Graduate School","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5064382913","display_name":"Shikai Zuo","orcid":null},"institutions":[{"id":"https://openalex.org/I204983213","display_name":"Harbin Institute of Technology","ror":"https://ror.org/01yqg2h08","country_code":"CN","type":"education","lineage":["https://openalex.org/I204983213"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Shikai Zuo","raw_affiliation_strings":["Harbin Institute of Technology Shenzhen Graduate School","Harbin Institute of technology Shenzhen Graduate School"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Harbin Institute of Technology Shenzhen Graduate School","institution_ids":["https://openalex.org/I204983213"]},{"raw_affiliation_string":"Harbin Institute of technology Shenzhen Graduate School","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I204983213"],"apc_list":null,"apc_paid":null,"fwci":1.3356,"has_fulltext":true,"cited_by_count":5,"citation_normalized_percentile":{"value":0.81634926,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":"12","issue":"17","first_page":"20150642","last_page":"20150642"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11697","display_name":"Numerical Methods and Algorithms","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11697","display_name":"Numerical Methods and Algorithms","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9990000128746033,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/adder","display_name":"Adder","score":0.7634711265563965},{"id":"https://openalex.org/keywords/rounding","display_name":"Rounding","score":0.7471047639846802},{"id":"https://openalex.org/keywords/floating-point","display_name":"Floating point","score":0.6752457618713379},{"id":"https://openalex.org/keywords/verilog","display_name":"Verilog","score":0.6340364813804626},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5308652520179749},{"id":"https://openalex.org/keywords/latency","display_name":"Latency (audio)","score":0.456000953912735},{"id":"https://openalex.org/keywords/fast-fourier-transform","display_name":"Fast Fourier transform","score":0.44644099473953247},{"id":"https://openalex.org/keywords/critical-path-method","display_name":"Critical path method","score":0.43548229336738586},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.40467193722724915},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.38749364018440247},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.37233805656433105},{"id":"https://openalex.org/keywords/arithmetic","display_name":"Arithmetic","score":0.3287421464920044},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.31672561168670654},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.21189406514167786},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.1136091947555542},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.09752973914146423}],"concepts":[{"id":"https://openalex.org/C164620267","wikidata":"https://www.wikidata.org/wiki/Q376953","display_name":"Adder","level":3,"score":0.7634711265563965},{"id":"https://openalex.org/C136625980","wikidata":"https://www.wikidata.org/wiki/Q663208","display_name":"Rounding","level":2,"score":0.7471047639846802},{"id":"https://openalex.org/C84211073","wikidata":"https://www.wikidata.org/wiki/Q117879","display_name":"Floating point","level":2,"score":0.6752457618713379},{"id":"https://openalex.org/C2779030575","wikidata":"https://www.wikidata.org/wiki/Q827773","display_name":"Verilog","level":3,"score":0.6340364813804626},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5308652520179749},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.456000953912735},{"id":"https://openalex.org/C75172450","wikidata":"https://www.wikidata.org/wiki/Q623950","display_name":"Fast Fourier transform","level":2,"score":0.44644099473953247},{"id":"https://openalex.org/C115874739","wikidata":"https://www.wikidata.org/wiki/Q825377","display_name":"Critical path method","level":2,"score":0.43548229336738586},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.40467193722724915},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.38749364018440247},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.37233805656433105},{"id":"https://openalex.org/C94375191","wikidata":"https://www.wikidata.org/wiki/Q11205","display_name":"Arithmetic","level":1,"score":0.3287421464920044},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.31672561168670654},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.21189406514167786},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.1136091947555542},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.09752973914146423},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C201995342","wikidata":"https://www.wikidata.org/wiki/Q682496","display_name":"Systems engineering","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1587/elex.12.20150642","is_oa":true,"landing_page_url":"https://doi.org/10.1587/elex.12.20150642","pdf_url":"https://www.jstage.jst.go.jp/article/elex/12/17/12_12.20150642/_pdf","source":{"id":"https://openalex.org/S207433681","display_name":"IEICE Electronics Express","issn_l":"1349-2543","issn":["1349-2543","1349-9467"],"is_oa":true,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4320800604","host_organization_name":"Institute of Electronics, Information and Communication Engineers","host_organization_lineage":["https://openalex.org/P4320800604"],"host_organization_lineage_names":["Institute of Electronics, Information and Communication Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEICE Electronics Express","raw_type":"journal-article"}],"best_oa_location":{"id":"doi:10.1587/elex.12.20150642","is_oa":true,"landing_page_url":"https://doi.org/10.1587/elex.12.20150642","pdf_url":"https://www.jstage.jst.go.jp/article/elex/12/17/12_12.20150642/_pdf","source":{"id":"https://openalex.org/S207433681","display_name":"IEICE Electronics Express","issn_l":"1349-2543","issn":["1349-2543","1349-9467"],"is_oa":true,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4320800604","host_organization_name":"Institute of Electronics, Information and Communication Engineers","host_organization_lineage":["https://openalex.org/P4320800604"],"host_organization_lineage_names":["Institute of Electronics, Information and Communication Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEICE Electronics Express","raw_type":"journal-article"},"sustainable_development_goals":[{"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7","score":0.44999998807907104}],"awards":[],"funders":[],"has_content":{"grobid_xml":true,"pdf":true},"content_urls":{"pdf":"https://content.openalex.org/works/W1912152853.pdf","grobid_xml":"https://content.openalex.org/works/W1912152853.grobid-xml"},"referenced_works_count":11,"referenced_works":["https://openalex.org/W1969726734","https://openalex.org/W2065510382","https://openalex.org/W2068862457","https://openalex.org/W2106652828","https://openalex.org/W2121844931","https://openalex.org/W2126762902","https://openalex.org/W2129589372","https://openalex.org/W2139937726","https://openalex.org/W2149471804","https://openalex.org/W2162827023","https://openalex.org/W2546268644"],"related_works":["https://openalex.org/W2535419677","https://openalex.org/W2134876043","https://openalex.org/W4312097652","https://openalex.org/W2476214559","https://openalex.org/W187939582","https://openalex.org/W3039927303","https://openalex.org/W4388911419","https://openalex.org/W2118569990","https://openalex.org/W4322008031","https://openalex.org/W2544512391"],"abstract_inverted_index":{"This":[0],"paper":[1],"presents":[2],"a":[3],"delay-optimized":[4],"floating":[5,32],"point":[6,33],"fused":[7],"add-subtract":[8],"(FAS)":[9],"unit.":[10],"A":[11],"FAS":[12,55,74,89,101],"unit":[13,90],"is":[14,41,56,91],"very":[15],"useful":[16],"for":[17],"FFT":[18],"and":[19,28,48,60,94],"DCT":[20],"butterfly":[21],"operations":[22],"since":[23],"it":[24],"can":[25],"perform":[26],"addition":[27],"subtraction":[29],"of":[30,38,79],"two":[31,80],"numbers":[34],"simultaneously.":[35],"The":[36,53],"latency":[37],"critical":[39],"path":[40],"reduced":[42],"by":[43],"using":[44,62],"injection-based":[45],"rounding":[46],"method":[47],"performing":[49],"parallel":[50],"exponent":[51],"adjustment.":[52],"proposed":[54,73,88],"modeled":[57],"in":[58,102],"Verilog-HDL":[59],"synthesized":[61],"TSMC":[63],"65":[64],"nm":[65],"technology":[66],"library.":[67],"Synthesis":[68],"results":[69,84],"show":[70,85],"that":[71,86],"the":[72,99],"requires":[75],"roughly":[76],"60%":[77],"area":[78,97],"discrete":[81],"adders.":[82],"Comparison":[83],"our":[87],"30%":[92],"faster":[93],"56%":[95],"less":[96],"than":[98],"fastest":[100],"previous":[103],"work.":[104]},"counts_by_year":[{"year":2021,"cited_by_count":1},{"year":2018,"cited_by_count":1},{"year":2017,"cited_by_count":1},{"year":2016,"cited_by_count":2}],"updated_date":"2026-08-08T07:41:36.138363","created_date":"2025-10-10T00:00:00"}