{"id":"https://openalex.org/W1557130217","doi":"https://doi.org/10.1587/elex.12.20150450","title":"FPGA design, simulation and prototyping of a high speed 32-bit pipeline multiplier based on Vedic mathematics","display_name":"FPGA design, simulation and prototyping of a high speed 32-bit pipeline multiplier based on Vedic mathematics","publication_year":2015,"publication_date":"2015-01-01","ids":{"openalex":"https://openalex.org/W1557130217","doi":"https://doi.org/10.1587/elex.12.20150450","mag":"1557130217"},"language":"en","primary_location":{"id":"doi:10.1587/elex.12.20150450","is_oa":true,"landing_page_url":"https://doi.org/10.1587/elex.12.20150450","pdf_url":null,"source":{"id":"https://openalex.org/S207433681","display_name":"IEICE Electronics Express","issn_l":"1349-2543","issn":["1349-2543","1349-9467"],"is_oa":true,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4320800604","host_organization_name":"Institute of Electronics, Information and Communication Engineers","host_organization_lineage":["https://openalex.org/P4320800604"],"host_organization_lineage_names":["Institute of Electronics, Information and Communication Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEICE Electronics Express","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"diamond","oa_url":"https://doi.org/10.1587/elex.12.20150450","any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5084067631","display_name":"Shuja A. Abbasi","orcid":null},"institutions":[{"id":"https://openalex.org/I28022161","display_name":"King Saud University","ror":"https://ror.org/02f81g417","country_code":"SA","type":"education","lineage":["https://openalex.org/I28022161"]}],"countries":["SA"],"is_corresponding":false,"raw_author_name":"Shuja Ahmad Abbasi","raw_affiliation_strings":["Department of Electrical Engineering, King Saud University"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, King Saud University","institution_ids":["https://openalex.org/I28022161"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5029837776","display_name":"Zulhelmi Zulhelmi","orcid":null},"institutions":[{"id":"https://openalex.org/I187494767","display_name":"Universitas Syiah Kuala","ror":"https://ror.org/05v4dza81","country_code":"ID","type":"education","lineage":["https://openalex.org/I187494767"]}],"countries":["ID"],"is_corresponding":false,"raw_author_name":"Zulhelmi","raw_affiliation_strings":["Department of Electrical Engineering, Syiah Kuala University"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, Syiah Kuala University","institution_ids":["https://openalex.org/I187494767"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5109404683","display_name":"A.R.M. Alamoud","orcid":null},"institutions":[{"id":"https://openalex.org/I28022161","display_name":"King Saud University","ror":"https://ror.org/02f81g417","country_code":"SA","type":"education","lineage":["https://openalex.org/I28022161"]}],"countries":["SA"],"is_corresponding":false,"raw_author_name":"Abdul Rahman M. Alamoud","raw_affiliation_strings":["Department of Electrical Engineering, King Saud University"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, King Saud University","institution_ids":["https://openalex.org/I28022161"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":3,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.4017,"has_fulltext":false,"cited_by_count":5,"citation_normalized_percentile":{"value":0.65783595,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":94,"max":98},"biblio":{"volume":"12","issue":"16","first_page":"20150450","last_page":"20150450"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11697","display_name":"Numerical Methods and Algorithms","score":0.9983000159263611,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9958999752998352,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7843548655509949},{"id":"https://openalex.org/keywords/multiplier","display_name":"Multiplier (economics)","score":0.7109243273735046},{"id":"https://openalex.org/keywords/pipeline","display_name":"Pipeline (software)","score":0.5993724465370178},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.580659031867981},{"id":"https://openalex.org/keywords/bit","display_name":"Bit (key)","score":0.5321511626243591},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4346386790275574},{"id":"https://openalex.org/keywords/32-bit","display_name":"32-bit","score":0.43322286009788513},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.40232884883880615},{"id":"https://openalex.org/keywords/arithmetic","display_name":"Arithmetic","score":0.37709277868270874},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.35652148723602295},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.3317226469516754},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.21388956904411316},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.10378962755203247}],"concepts":[{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7843548655509949},{"id":"https://openalex.org/C124584101","wikidata":"https://www.wikidata.org/wiki/Q1053266","display_name":"Multiplier (economics)","level":2,"score":0.7109243273735046},{"id":"https://openalex.org/C43521106","wikidata":"https://www.wikidata.org/wiki/Q2165493","display_name":"Pipeline (software)","level":2,"score":0.5993724465370178},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.580659031867981},{"id":"https://openalex.org/C117011727","wikidata":"https://www.wikidata.org/wiki/Q1278488","display_name":"Bit (key)","level":2,"score":0.5321511626243591},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4346386790275574},{"id":"https://openalex.org/C75695347","wikidata":"https://www.wikidata.org/wiki/Q225147","display_name":"32-bit","level":2,"score":0.43322286009788513},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.40232884883880615},{"id":"https://openalex.org/C94375191","wikidata":"https://www.wikidata.org/wiki/Q11205","display_name":"Arithmetic","level":1,"score":0.37709277868270874},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.35652148723602295},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3317226469516754},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.21388956904411316},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.10378962755203247},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0},{"id":"https://openalex.org/C38652104","wikidata":"https://www.wikidata.org/wiki/Q3510521","display_name":"Computer security","level":1,"score":0.0},{"id":"https://openalex.org/C139719470","wikidata":"https://www.wikidata.org/wiki/Q39680","display_name":"Macroeconomics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1587/elex.12.20150450","is_oa":true,"landing_page_url":"https://doi.org/10.1587/elex.12.20150450","pdf_url":null,"source":{"id":"https://openalex.org/S207433681","display_name":"IEICE Electronics Express","issn_l":"1349-2543","issn":["1349-2543","1349-9467"],"is_oa":true,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4320800604","host_organization_name":"Institute of Electronics, Information and Communication Engineers","host_organization_lineage":["https://openalex.org/P4320800604"],"host_organization_lineage_names":["Institute of Electronics, Information and Communication Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEICE Electronics Express","raw_type":"journal-article"}],"best_oa_location":{"id":"doi:10.1587/elex.12.20150450","is_oa":true,"landing_page_url":"https://doi.org/10.1587/elex.12.20150450","pdf_url":null,"source":{"id":"https://openalex.org/S207433681","display_name":"IEICE Electronics Express","issn_l":"1349-2543","issn":["1349-2543","1349-9467"],"is_oa":true,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4320800604","host_organization_name":"Institute of Electronics, Information and Communication Engineers","host_organization_lineage":["https://openalex.org/P4320800604"],"host_organization_lineage_names":["Institute of Electronics, Information and Communication Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEICE Electronics Express","raw_type":"journal-article"},"sustainable_development_goals":[],"awards":[],"funders":[{"id":"https://openalex.org/F4320322997","display_name":"King Abdulaziz City for Science and Technology","ror":"https://ror.org/05tdz6m39"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":14,"referenced_works":["https://openalex.org/W1971540551","https://openalex.org/W1984859138","https://openalex.org/W2067222823","https://openalex.org/W2087165364","https://openalex.org/W2103225108","https://openalex.org/W2105079792","https://openalex.org/W2111449074","https://openalex.org/W2114025510","https://openalex.org/W2130904320","https://openalex.org/W2146301839","https://openalex.org/W2154098113","https://openalex.org/W2165439085","https://openalex.org/W2166884806","https://openalex.org/W2538326938"],"related_works":["https://openalex.org/W4254551318","https://openalex.org/W975020229","https://openalex.org/W1902169700","https://openalex.org/W4241265697","https://openalex.org/W2356954304","https://openalex.org/W4211092986","https://openalex.org/W2011273053","https://openalex.org/W2295312786","https://openalex.org/W3079574035","https://openalex.org/W2502671172"],"abstract_inverted_index":{"This":[0],"research":[1],"is":[2,8,59,93,109],"about":[3],"a":[4,140],"new":[5],"approach,":[6],"which":[7,14,58,117],"used":[9,101],"for":[10],"optimizing":[11],"multipliers":[12],"designs,":[13],"are":[15],"based":[16],"on":[17,73,88],"the":[18,41,74,107,120,126,132,161],"concept":[19,50],"of":[20,65,122,125,143],"Vedic":[21,48],"mathematics.":[22],"The":[23,83,128],"design":[24],"has":[25,37,85,147,155],"been":[26,38,86],"targeted":[27],"to":[28,29,95,102,119,139],"FPGAs":[30],"(state-of-the":[31],"art":[32],"field-programmable":[33],"gate":[34],"arrays).":[35],"It":[36,92,146],"assessed":[39],"that":[40,97,131],"multiplier":[42,84,108,135],"produces":[43],"partial":[44],"products":[45],"by":[46,51,61,113],"utilizing":[47],"mathematics":[49],"deploying":[52],"basic":[53],"4":[54,56],"\u00d7":[55],"multipliers,":[57],"designed":[60],"exploiting":[62],"special":[63],"features":[64],"multiplexers":[66],"and":[67,111,151,154],"6-input":[68],"look":[69],"up":[70,138],"tables":[71],"(LUTs)":[72],"same":[75],"slices,":[76],"resulting":[77],"in":[78,81],"considerable":[79],"minimization":[80],"area.":[82],"realized":[87],"Xilinx\u00ae":[89],"Virtex-5":[90],"FPGAs.":[91],"significant":[94],"notice":[96],"pipeline":[98,115,134],"adders":[99],"were":[100],"obtain":[103],"final":[104],"products.":[105],"Furthermore,":[106],"developed":[110],"organized":[112],"using":[114],"schemes,":[116],"contribute":[118],"enhancement":[121],"operating":[123],"frequency":[124,142],"multiplier.":[127],"results":[129],"show":[130],"32-bit":[133],"can":[136],"work":[137],"clock":[141],"450":[144],"MHz.":[145],"utilized":[148],"514":[149],"slices":[150],"1157":[152],"flip-flops":[153],"much":[156],"less":[157],"dynamic":[158],"power":[159],"than":[160],"other":[162],"reported":[163],"work.":[164]},"counts_by_year":[{"year":2026,"cited_by_count":1},{"year":2022,"cited_by_count":2},{"year":2016,"cited_by_count":2}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}