{"id":"https://openalex.org/W2066085939","doi":"https://doi.org/10.1587/elex.12.20150065","title":"Dynamically reconfigurable simulation platform for 3D NoC based on multi-FPGA","display_name":"Dynamically reconfigurable simulation platform for 3D NoC based on multi-FPGA","publication_year":2015,"publication_date":"2015-01-01","ids":{"openalex":"https://openalex.org/W2066085939","doi":"https://doi.org/10.1587/elex.12.20150065","mag":"2066085939"},"language":"en","primary_location":{"id":"doi:10.1587/elex.12.20150065","is_oa":true,"landing_page_url":"https://doi.org/10.1587/elex.12.20150065","pdf_url":"https://www.jstage.jst.go.jp/article/elex/12/7/12_12.20150065/_pdf","source":{"id":"https://openalex.org/S207433681","display_name":"IEICE Electronics Express","issn_l":"1349-2543","issn":["1349-2543","1349-9467"],"is_oa":true,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4320800604","host_organization_name":"Institute of Electronics, Information and Communication Engineers","host_organization_lineage":["https://openalex.org/P4320800604"],"host_organization_lineage_names":["Institute of Electronics, Information and Communication Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEICE Electronics Express","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"diamond","oa_url":"https://www.jstage.jst.go.jp/article/elex/12/7/12_12.20150065/_pdf","any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5108755601","display_name":"Jintao Zheng","orcid":null},"institutions":[{"id":"https://openalex.org/I9842412","display_name":"Nanjing University of Aeronautics and Astronautics","ror":"https://ror.org/01scyh794","country_code":"CN","type":"education","lineage":["https://openalex.org/I9842412"]}],"countries":["CN"],"is_corresponding":true,"raw_author_name":"Jintao Zheng","raw_affiliation_strings":["College of Electrical and Information Engineering, Nanjing University of Aeronautics and Astronautics","No.75215, PLA of China"],"affiliations":[{"raw_affiliation_string":"College of Electrical and Information Engineering, Nanjing University of Aeronautics and Astronautics","institution_ids":["https://openalex.org/I9842412"]},{"raw_affiliation_string":"No.75215, PLA of China","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5102991818","display_name":"Ning Wu","orcid":"https://orcid.org/0000-0002-2943-7711"},"institutions":[{"id":"https://openalex.org/I9842412","display_name":"Nanjing University of Aeronautics and Astronautics","ror":"https://ror.org/01scyh794","country_code":"CN","type":"education","lineage":["https://openalex.org/I9842412"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Ning Wu","raw_affiliation_strings":["College of Electrical and Information Engineering, Nanjing University of Aeronautics and Astronautics"],"affiliations":[{"raw_affiliation_string":"College of Electrical and Information Engineering, Nanjing University of Aeronautics and Astronautics","institution_ids":["https://openalex.org/I9842412"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100868076","display_name":"Gaizhen Yan","orcid":null},"institutions":[{"id":"https://openalex.org/I9842412","display_name":"Nanjing University of Aeronautics and Astronautics","ror":"https://ror.org/01scyh794","country_code":"CN","type":"education","lineage":["https://openalex.org/I9842412"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Gaizhen Yan","raw_affiliation_strings":["College of Electrical and Information Engineering, Nanjing University of Aeronautics and Astronautics"],"affiliations":[{"raw_affiliation_string":"College of Electrical and Information Engineering, Nanjing University of Aeronautics and Astronautics","institution_ids":["https://openalex.org/I9842412"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5104022077","display_name":"Fen Ge","orcid":null},"institutions":[{"id":"https://openalex.org/I9842412","display_name":"Nanjing University of Aeronautics and Astronautics","ror":"https://ror.org/01scyh794","country_code":"CN","type":"education","lineage":["https://openalex.org/I9842412"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Fen Ge","raw_affiliation_strings":["College of Electrical and Information Engineering, Nanjing University of Aeronautics and Astronautics"],"affiliations":[{"raw_affiliation_string":"College of Electrical and Information Engineering, Nanjing University of Aeronautics and Astronautics","institution_ids":["https://openalex.org/I9842412"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5044896631","display_name":"Lei Zhou","orcid":"https://orcid.org/0000-0002-8499-5521"},"institutions":[{"id":"https://openalex.org/I78978612","display_name":"Yangzhou University","ror":"https://ror.org/03tqb8s11","country_code":"CN","type":"education","lineage":["https://openalex.org/I78978612"]},{"id":"https://openalex.org/I9842412","display_name":"Nanjing University of Aeronautics and Astronautics","ror":"https://ror.org/01scyh794","country_code":"CN","type":"education","lineage":["https://openalex.org/I9842412"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Lei Zhou","raw_affiliation_strings":["College of Electrical and Information Engineering, Nanjing University of Aeronautics and Astronautics","College of Information Engineering, Yangzhou University"],"affiliations":[{"raw_affiliation_string":"College of Electrical and Information Engineering, Nanjing University of Aeronautics and Astronautics","institution_ids":["https://openalex.org/I9842412"]},{"raw_affiliation_string":"College of Information Engineering, Yangzhou University","institution_ids":["https://openalex.org/I78978612"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5108755601"],"corresponding_institution_ids":["https://openalex.org/I9842412"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.08124235,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":"12","issue":"7","first_page":"20150065","last_page":"20150065"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9939000010490417,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9909999966621399,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.8828692436218262},{"id":"https://openalex.org/keywords/scalability","display_name":"Scalability","score":0.7214316725730896},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7006248235702515},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.6595503687858582},{"id":"https://openalex.org/keywords/fpga-prototype","display_name":"FPGA prototype","score":0.5662703514099121},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.5621839761734009},{"id":"https://openalex.org/keywords/network-on-a-chip","display_name":"Network on a chip","score":0.5088660717010498},{"id":"https://openalex.org/keywords/transaction-level-modeling","display_name":"Transaction-level modeling","score":0.4695727527141571},{"id":"https://openalex.org/keywords/three-dimensional-integrated-circuit","display_name":"Three-dimensional integrated circuit","score":0.44385042786598206},{"id":"https://openalex.org/keywords/reconfigurable-computing","display_name":"Reconfigurable computing","score":0.4249553680419922},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.414978951215744},{"id":"https://openalex.org/keywords/virtex","display_name":"Virtex","score":0.41372373700141907},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.36967989802360535},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.365263432264328}],"concepts":[{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.8828692436218262},{"id":"https://openalex.org/C48044578","wikidata":"https://www.wikidata.org/wiki/Q727490","display_name":"Scalability","level":2,"score":0.7214316725730896},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7006248235702515},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.6595503687858582},{"id":"https://openalex.org/C203864433","wikidata":"https://www.wikidata.org/wiki/Q5426992","display_name":"FPGA prototype","level":3,"score":0.5662703514099121},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.5621839761734009},{"id":"https://openalex.org/C128519102","wikidata":"https://www.wikidata.org/wiki/Q339554","display_name":"Network on a chip","level":2,"score":0.5088660717010498},{"id":"https://openalex.org/C169571997","wikidata":"https://www.wikidata.org/wiki/Q966099","display_name":"Transaction-level modeling","level":3,"score":0.4695727527141571},{"id":"https://openalex.org/C59088047","wikidata":"https://www.wikidata.org/wiki/Q229370","display_name":"Three-dimensional integrated circuit","level":3,"score":0.44385042786598206},{"id":"https://openalex.org/C142962650","wikidata":"https://www.wikidata.org/wiki/Q240838","display_name":"Reconfigurable computing","level":3,"score":0.4249553680419922},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.414978951215744},{"id":"https://openalex.org/C2777674469","wikidata":"https://www.wikidata.org/wiki/Q20741011","display_name":"Virtex","level":3,"score":0.41372373700141907},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.36967989802360535},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.365263432264328},{"id":"https://openalex.org/C77088390","wikidata":"https://www.wikidata.org/wiki/Q8513","display_name":"Database","level":1,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1587/elex.12.20150065","is_oa":true,"landing_page_url":"https://doi.org/10.1587/elex.12.20150065","pdf_url":"https://www.jstage.jst.go.jp/article/elex/12/7/12_12.20150065/_pdf","source":{"id":"https://openalex.org/S207433681","display_name":"IEICE Electronics Express","issn_l":"1349-2543","issn":["1349-2543","1349-9467"],"is_oa":true,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4320800604","host_organization_name":"Institute of Electronics, Information and Communication Engineers","host_organization_lineage":["https://openalex.org/P4320800604"],"host_organization_lineage_names":["Institute of Electronics, Information and Communication Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEICE Electronics Express","raw_type":"journal-article"}],"best_oa_location":{"id":"doi:10.1587/elex.12.20150065","is_oa":true,"landing_page_url":"https://doi.org/10.1587/elex.12.20150065","pdf_url":"https://www.jstage.jst.go.jp/article/elex/12/7/12_12.20150065/_pdf","source":{"id":"https://openalex.org/S207433681","display_name":"IEICE Electronics Express","issn_l":"1349-2543","issn":["1349-2543","1349-9467"],"is_oa":true,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4320800604","host_organization_name":"Institute of Electronics, Information and Communication Engineers","host_organization_lineage":["https://openalex.org/P4320800604"],"host_organization_lineage_names":["Institute of Electronics, Information and Communication Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEICE Electronics Express","raw_type":"journal-article"},"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":true,"pdf":true},"content_urls":{"pdf":"https://content.openalex.org/works/W2066085939.pdf","grobid_xml":"https://content.openalex.org/works/W2066085939.grobid-xml"},"referenced_works_count":11,"referenced_works":["https://openalex.org/W1990514675","https://openalex.org/W2029267939","https://openalex.org/W2062063627","https://openalex.org/W2099917528","https://openalex.org/W2128516899","https://openalex.org/W2134736689","https://openalex.org/W2135218079","https://openalex.org/W2148658001","https://openalex.org/W2156360978","https://openalex.org/W2159218826","https://openalex.org/W3146108645"],"related_works":["https://openalex.org/W2058520863","https://openalex.org/W1519183141","https://openalex.org/W3151101169","https://openalex.org/W4252744808","https://openalex.org/W2142315955","https://openalex.org/W1659609664","https://openalex.org/W3151546682","https://openalex.org/W1991497933","https://openalex.org/W2113648965","https://openalex.org/W2133533999"],"abstract_inverted_index":{"Taking":[0],"advantage":[1],"of":[2,18,100],"Three":[3],"Dimension":[4],"(3D)":[5],"Integrated":[6],"Circuit":[7],"(IC)":[8],"technology,":[9],"3D":[10,24,90,127],"Network-on-Chip":[11],"(NoC)":[12],"is":[13,37],"becoming":[14],"a":[15,54,60,79,103],"promising":[16],"architecture":[17,129],"high-performance":[19],"System-on-Chip":[20],"(SoC).":[21],"To":[22],"model":[23,126],"NoC":[25,128],"and":[26,32,73,113],"to":[27,42,106,125,145],"evaluate":[28],"the":[29,34,118],"performance":[30],"fast":[31],"accurately,":[33],"simulation":[35,51,82],"method":[36,99],"therefore":[38],"critical":[39],"issue.":[40],"Compared":[41],"software":[43],"simulation,":[44],"Field":[45],"Programmable":[46],"Gate":[47],"Array":[48],"(FPGA)":[49],"based":[50,92,148],"can":[52,120],"offer":[53],"high":[55],"speed":[56],"validation":[57],"process":[58],"with":[59],"higher":[61],"accuracy.":[62],"But":[63],"there":[64],"still":[65],"exist":[66],"some":[67],"difficulties":[68],"such":[69],"as":[70],"partition,":[71],"scalability":[72],"so":[74],"on.":[75],"This":[76],"paper":[77],"proposed":[78],"novel":[80],"multi-FPGA":[81,88],"platform,":[83],"RcEF3Ns":[84,101],"(Reconfigurable":[85],"Simulation":[86],"on":[87,93],"for":[89],"NoCs),":[91],"Xilinx":[94],"Virtex-6":[95],"FPGAs.":[96],"The":[97,132],"design":[98],"employs":[102],"single":[104],"FPGA":[105],"manage":[107],"vertical":[108],"transaction":[109],"independently,":[110],"supporting":[111],"bus":[112],"network":[114],"communication":[115],"mechanism.":[116],"All":[117],"parameters":[119],"be":[121],"dynamically":[122],"reconfigured":[123],"on-chip":[124],"without":[130,140],"re-synthesizing.":[131],"experiments":[133],"show":[134],"RcEF3Ns\u2019":[135],"speedups":[136],"over":[137],"10":[138],"times":[139],"sacrificing":[141],"accuracy":[142],"when":[143],"compared":[144],"other":[146],"hardware":[147],"platform.":[149]},"counts_by_year":[{"year":2024,"cited_by_count":1},{"year":2021,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}