{"id":"https://openalex.org/W1998120632","doi":"https://doi.org/10.1587/elex.11.20140755","title":"An optimal DRAM sizing and partitioning method for NVRAM based hybrid memory architecture","display_name":"An optimal DRAM sizing and partitioning method for NVRAM based hybrid memory architecture","publication_year":2014,"publication_date":"2014-01-01","ids":{"openalex":"https://openalex.org/W1998120632","doi":"https://doi.org/10.1587/elex.11.20140755","mag":"1998120632"},"language":"en","primary_location":{"id":"doi:10.1587/elex.11.20140755","is_oa":true,"landing_page_url":"https://doi.org/10.1587/elex.11.20140755","pdf_url":"https://www.jstage.jst.go.jp/article/elex/11/19/11_11.20140755/_pdf","source":{"id":"https://openalex.org/S207433681","display_name":"IEICE Electronics Express","issn_l":"1349-2543","issn":["1349-2543","1349-9467"],"is_oa":true,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4320800604","host_organization_name":"Institute of Electronics, Information and Communication Engineers","host_organization_lineage":["https://openalex.org/P4320800604"],"host_organization_lineage_names":["Institute of Electronics, Information and Communication Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEICE Electronics Express","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"diamond","oa_url":"https://www.jstage.jst.go.jp/article/elex/11/19/11_11.20140755/_pdf","any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5041694175","display_name":"Jongbum Lim","orcid":null},"institutions":[{"id":"https://openalex.org/I148751991","display_name":"Sogang University","ror":"https://ror.org/056tn4839","country_code":"KR","type":"education","lineage":["https://openalex.org/I148751991"]}],"countries":["KR"],"is_corresponding":true,"raw_author_name":"Jongbum Lim","raw_affiliation_strings":["Department of Computer Science and Engineering, Sogang University","Department of Computer Science and Engineering, Sogang University#TAB#"],"affiliations":[{"raw_affiliation_string":"Department of Computer Science and Engineering, Sogang University","institution_ids":["https://openalex.org/I148751991"]},{"raw_affiliation_string":"Department of Computer Science and Engineering, Sogang University#TAB#","institution_ids":["https://openalex.org/I148751991"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5070962674","display_name":"Yongwoon Song","orcid":"https://orcid.org/0000-0003-4392-1603"},"institutions":[{"id":"https://openalex.org/I148751991","display_name":"Sogang University","ror":"https://ror.org/056tn4839","country_code":"KR","type":"education","lineage":["https://openalex.org/I148751991"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Yongwoon Song","raw_affiliation_strings":["Department of Computer Science and Engineering, Sogang University","Department of Computer Science and Engineering, Sogang University#TAB#"],"affiliations":[{"raw_affiliation_string":"Department of Computer Science and Engineering, Sogang University","institution_ids":["https://openalex.org/I148751991"]},{"raw_affiliation_string":"Department of Computer Science and Engineering, Sogang University#TAB#","institution_ids":["https://openalex.org/I148751991"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5001698754","display_name":"Hyuk\u2010Jun Lee","orcid":"https://orcid.org/0000-0003-2981-0800"},"institutions":[{"id":"https://openalex.org/I148751991","display_name":"Sogang University","ror":"https://ror.org/056tn4839","country_code":"KR","type":"education","lineage":["https://openalex.org/I148751991"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Hyuk-Jun Lee","raw_affiliation_strings":["Department of Computer Science and Engineering, Sogang University","Department of Computer Science and Engineering, Sogang University#TAB#"],"affiliations":[{"raw_affiliation_string":"Department of Computer Science and Engineering, Sogang University","institution_ids":["https://openalex.org/I148751991"]},{"raw_affiliation_string":"Department of Computer Science and Engineering, Sogang University#TAB#","institution_ids":["https://openalex.org/I148751991"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5041694175"],"corresponding_institution_ids":["https://openalex.org/I148751991"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":true,"cited_by_count":0,"citation_normalized_percentile":{"value":0.07620834,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"11","issue":"19","first_page":"20140755","last_page":"20140755"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11181","display_name":"Advanced Data Storage Technologies","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/dram","display_name":"Dram","score":0.8403297662734985},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.72254478931427},{"id":"https://openalex.org/keywords/partition","display_name":"Partition (number theory)","score":0.6546476483345032},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.6028705835342407},{"id":"https://openalex.org/keywords/non-volatile-random-access-memory","display_name":"Non-volatile random-access memory","score":0.5878486037254333},{"id":"https://openalex.org/keywords/universal-memory","display_name":"Universal memory","score":0.5466228127479553},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.533804714679718},{"id":"https://openalex.org/keywords/cas-latency","display_name":"CAS latency","score":0.472469300031662},{"id":"https://openalex.org/keywords/integer-programming","display_name":"Integer programming","score":0.4675767719745636},{"id":"https://openalex.org/keywords/memory-controller","display_name":"Memory controller","score":0.3747401833534241},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.32758599519729614},{"id":"https://openalex.org/keywords/memory-management","display_name":"Memory management","score":0.32115161418914795},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3110390603542328},{"id":"https://openalex.org/keywords/interleaved-memory","display_name":"Interleaved memory","score":0.25970903038978577},{"id":"https://openalex.org/keywords/semiconductor-memory","display_name":"Semiconductor memory","score":0.22643032670021057},{"id":"https://openalex.org/keywords/computer-memory","display_name":"Computer memory","score":0.17369693517684937},{"id":"https://openalex.org/keywords/memory-refresh","display_name":"Memory refresh","score":0.1447579562664032},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.13846826553344727},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.09164348244667053}],"concepts":[{"id":"https://openalex.org/C7366592","wikidata":"https://www.wikidata.org/wiki/Q1255620","display_name":"Dram","level":2,"score":0.8403297662734985},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.72254478931427},{"id":"https://openalex.org/C42812","wikidata":"https://www.wikidata.org/wiki/Q1082910","display_name":"Partition (number theory)","level":2,"score":0.6546476483345032},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.6028705835342407},{"id":"https://openalex.org/C34172316","wikidata":"https://www.wikidata.org/wiki/Q499024","display_name":"Non-volatile random-access memory","level":5,"score":0.5878486037254333},{"id":"https://openalex.org/C195053848","wikidata":"https://www.wikidata.org/wiki/Q7894141","display_name":"Universal memory","level":5,"score":0.5466228127479553},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.533804714679718},{"id":"https://openalex.org/C189930140","wikidata":"https://www.wikidata.org/wiki/Q1112878","display_name":"CAS latency","level":4,"score":0.472469300031662},{"id":"https://openalex.org/C56086750","wikidata":"https://www.wikidata.org/wiki/Q6042592","display_name":"Integer programming","level":2,"score":0.4675767719745636},{"id":"https://openalex.org/C100800780","wikidata":"https://www.wikidata.org/wiki/Q1175867","display_name":"Memory controller","level":3,"score":0.3747401833534241},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.32758599519729614},{"id":"https://openalex.org/C176649486","wikidata":"https://www.wikidata.org/wiki/Q2308807","display_name":"Memory management","level":3,"score":0.32115161418914795},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3110390603542328},{"id":"https://openalex.org/C63511323","wikidata":"https://www.wikidata.org/wiki/Q908936","display_name":"Interleaved memory","level":4,"score":0.25970903038978577},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.22643032670021057},{"id":"https://openalex.org/C92855701","wikidata":"https://www.wikidata.org/wiki/Q5830907","display_name":"Computer memory","level":3,"score":0.17369693517684937},{"id":"https://openalex.org/C87907426","wikidata":"https://www.wikidata.org/wiki/Q6815755","display_name":"Memory refresh","level":4,"score":0.1447579562664032},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.13846826553344727},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.09164348244667053},{"id":"https://openalex.org/C114614502","wikidata":"https://www.wikidata.org/wiki/Q76592","display_name":"Combinatorics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1587/elex.11.20140755","is_oa":true,"landing_page_url":"https://doi.org/10.1587/elex.11.20140755","pdf_url":"https://www.jstage.jst.go.jp/article/elex/11/19/11_11.20140755/_pdf","source":{"id":"https://openalex.org/S207433681","display_name":"IEICE Electronics Express","issn_l":"1349-2543","issn":["1349-2543","1349-9467"],"is_oa":true,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4320800604","host_organization_name":"Institute of Electronics, Information and Communication Engineers","host_organization_lineage":["https://openalex.org/P4320800604"],"host_organization_lineage_names":["Institute of Electronics, Information and Communication Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEICE Electronics Express","raw_type":"journal-article"}],"best_oa_location":{"id":"doi:10.1587/elex.11.20140755","is_oa":true,"landing_page_url":"https://doi.org/10.1587/elex.11.20140755","pdf_url":"https://www.jstage.jst.go.jp/article/elex/11/19/11_11.20140755/_pdf","source":{"id":"https://openalex.org/S207433681","display_name":"IEICE Electronics Express","issn_l":"1349-2543","issn":["1349-2543","1349-9467"],"is_oa":true,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4320800604","host_organization_name":"Institute of Electronics, Information and Communication Engineers","host_organization_lineage":["https://openalex.org/P4320800604"],"host_organization_lineage_names":["Institute of Electronics, Information and Communication Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEICE Electronics Express","raw_type":"journal-article"},"sustainable_development_goals":[],"awards":[{"id":"https://openalex.org/G3034753964","display_name":null,"funder_award_id":"grant","funder_id":"https://openalex.org/F4320320671","funder_display_name":"National Research Foundation"},{"id":"https://openalex.org/G342704958","display_name":null,"funder_award_id":"funded","funder_id":"https://openalex.org/F4320322120","funder_display_name":"National Research Foundation of Korea"},{"id":"https://openalex.org/G3942910960","display_name":null,"funder_award_id":"(NRF) grant","funder_id":"https://openalex.org/F4320322120","funder_display_name":"National Research Foundation of Korea"}],"funders":[{"id":"https://openalex.org/F4320320671","display_name":"National Research Foundation","ror":"https://ror.org/05s0g1g46"},{"id":"https://openalex.org/F4320321377","display_name":"Sogang University","ror":"https://ror.org/056tn4839"},{"id":"https://openalex.org/F4320322120","display_name":"National Research Foundation of Korea","ror":"https://ror.org/013aysd81"}],"has_content":{"grobid_xml":true,"pdf":true},"content_urls":{"pdf":"https://content.openalex.org/works/W1998120632.pdf","grobid_xml":"https://content.openalex.org/works/W1998120632.grobid-xml"},"referenced_works_count":7,"referenced_works":["https://openalex.org/W1984580002","https://openalex.org/W1996353004","https://openalex.org/W2021376332","https://openalex.org/W2048588974","https://openalex.org/W2129679884","https://openalex.org/W2135393827","https://openalex.org/W2147539449"],"related_works":["https://openalex.org/W2555826082","https://openalex.org/W4288804802","https://openalex.org/W4293430534","https://openalex.org/W4297812927","https://openalex.org/W2335743642","https://openalex.org/W2800412005","https://openalex.org/W2154976966","https://openalex.org/W2216509856","https://openalex.org/W2172300487","https://openalex.org/W2524946875"],"abstract_inverted_index":{"We":[0],"propose":[1],"an":[2],"optimal":[3,65],"method":[4,56],"for":[5,16,38],"sizing":[6],"and":[7,41,51],"partitioning":[8],"DRAM":[9,24,61,79,89],"in":[10,25],"the":[11,21,26,33,46,54,59,78,88],"NVRAM":[12],"based":[13],"hybrid":[14,27],"memory":[15,28],"a":[17,81],"multicore":[18],"system.":[19],"Optimizing":[20],"size":[22,62,77],"of":[23,36,49],"is":[29],"critical":[30],"to":[31,75],"capture":[32],"working":[34],"sets":[35],"applications":[37,50,91],"performance":[39],"improvement":[40],"reduce":[42],"hardware":[43],"cost.":[44],"Given":[45],"QoS":[47],"requirements":[48],"architectural":[52],"constraints,":[53],"proposed":[55],"can":[57,72],"minimize":[58],"total":[60],"by":[63],"determining":[64],"partitions":[66],"using":[67],"integer":[68],"linear":[69],"programming.":[70],"It":[71],"be":[73],"used":[74],"statically":[76],"during":[80],"system":[82],"design":[83],"phase":[84],"or":[85],"dynamically":[86],"partition":[87],"among":[90],"under":[92],"various":[93],"runtime":[94],"scenarios.":[95]},"counts_by_year":[],"updated_date":"2026-04-10T15:06:20.359241","created_date":"2025-10-10T00:00:00"}