{"id":"https://openalex.org/W2012594662","doi":"https://doi.org/10.1587/elex.11.20140392","title":"Rail to rail CMOS complementary input stage with only one active differential pair at a time","display_name":"Rail to rail CMOS complementary input stage with only one active differential pair at a time","publication_year":2014,"publication_date":"2014-01-01","ids":{"openalex":"https://openalex.org/W2012594662","doi":"https://doi.org/10.1587/elex.11.20140392","mag":"2012594662"},"language":"en","primary_location":{"id":"doi:10.1587/elex.11.20140392","is_oa":true,"landing_page_url":"https://doi.org/10.1587/elex.11.20140392","pdf_url":"https://www.jstage.jst.go.jp/article/elex/11/12/11_11.20140392/_pdf","source":{"id":"https://openalex.org/S207433681","display_name":"IEICE Electronics Express","issn_l":"1349-2543","issn":["1349-2543","1349-9467"],"is_oa":true,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4320800604","host_organization_name":"Institute of Electronics, Information and Communication Engineers","host_organization_lineage":["https://openalex.org/P4320800604"],"host_organization_lineage_names":["Institute of Electronics, Information and Communication Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEICE Electronics Express","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"diamond","oa_url":"https://www.jstage.jst.go.jp/article/elex/11/12/11_11.20140392/_pdf","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5007752714","display_name":"M. R. Valero","orcid":"https://orcid.org/0000-0002-9416-7092"},"institutions":[{"id":"https://openalex.org/I255234318","display_name":"Universidad de Zaragoza","ror":"https://ror.org/012a91z28","country_code":"ES","type":"education","lineage":["https://openalex.org/I255234318"]}],"countries":["ES"],"is_corresponding":true,"raw_author_name":"Maria Rodanas Valero","raw_affiliation_strings":["Group of Electronic Design - I3A, University of Zaragoza"],"affiliations":[{"raw_affiliation_string":"Group of Electronic Design - I3A, University of Zaragoza","institution_ids":["https://openalex.org/I255234318"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5083830396","display_name":"Alejandro Rom\u00e1n-Loera","orcid":"https://orcid.org/0000-0002-5532-362X"},"institutions":[{"id":"https://openalex.org/I10052268","display_name":"New Mexico State University","ror":"https://ror.org/00hpz7z43","country_code":"US","type":"education","lineage":["https://openalex.org/I10052268"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Alejandro Roman-Loera","raw_affiliation_strings":["Klipsch School of Electrical and Computer Engineering, New Mexico State University","[Klipsch School of Electrical & Computer Engineering, New Mexico State University]"],"affiliations":[{"raw_affiliation_string":"Klipsch School of Electrical and Computer Engineering, New Mexico State University","institution_ids":["https://openalex.org/I10052268"]},{"raw_affiliation_string":"[Klipsch School of Electrical & Computer Engineering, New Mexico State University]","institution_ids":["https://openalex.org/I10052268"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5045738320","display_name":"J. Ram\u00edrez\u2010Angulo","orcid":"https://orcid.org/0000-0001-5977-616X"},"institutions":[{"id":"https://openalex.org/I10052268","display_name":"New Mexico State University","ror":"https://ror.org/00hpz7z43","country_code":"US","type":"education","lineage":["https://openalex.org/I10052268"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Jaime Ram\u00edrez-Angulo","raw_affiliation_strings":["Klipsch School of Electrical and Computer Engineering, New Mexico State University","[Klipsch School of Electrical & Computer Engineering, New Mexico State University]"],"affiliations":[{"raw_affiliation_string":"Klipsch School of Electrical and Computer Engineering, New Mexico State University","institution_ids":["https://openalex.org/I10052268"]},{"raw_affiliation_string":"[Klipsch School of Electrical & Computer Engineering, New Mexico State University]","institution_ids":["https://openalex.org/I10052268"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5045657781","display_name":"N. Medrano","orcid":"https://orcid.org/0000-0002-5380-3013"},"institutions":[{"id":"https://openalex.org/I255234318","display_name":"Universidad de Zaragoza","ror":"https://ror.org/012a91z28","country_code":"ES","type":"education","lineage":["https://openalex.org/I255234318"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"Nicolas Medrano","raw_affiliation_strings":["Group of Electronic Design - I3A, University of Zaragoza"],"affiliations":[{"raw_affiliation_string":"Group of Electronic Design - I3A, University of Zaragoza","institution_ids":["https://openalex.org/I255234318"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5075718351","display_name":"S. Celma","orcid":"https://orcid.org/0000-0003-0182-7723"},"institutions":[{"id":"https://openalex.org/I255234318","display_name":"Universidad de Zaragoza","ror":"https://ror.org/012a91z28","country_code":"ES","type":"education","lineage":["https://openalex.org/I255234318"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"Santiago Celma","raw_affiliation_strings":["Group of Electronic Design - I3A, University of Zaragoza"],"affiliations":[{"raw_affiliation_string":"Group of Electronic Design - I3A, University of Zaragoza","institution_ids":["https://openalex.org/I255234318"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5007752714"],"corresponding_institution_ids":["https://openalex.org/I255234318"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":true,"cited_by_count":2,"citation_normalized_percentile":{"value":0.07393586,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":"11","issue":"12","first_page":"20140392","last_page":"20140392"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9977999925613403,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9977999925613403,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9975000023841858,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9972000122070312,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.8214120864868164},{"id":"https://openalex.org/keywords/differential","display_name":"Differential (mechanical device)","score":0.649829089641571},{"id":"https://openalex.org/keywords/simple","display_name":"Simple (philosophy)","score":0.5772028565406799},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.5650132894515991},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5589712858200073},{"id":"https://openalex.org/keywords/scheme","display_name":"Scheme (mathematics)","score":0.5201545357704163},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5037011504173279},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.4019566774368286},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.3535436987876892},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.13781028985977173}],"concepts":[{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.8214120864868164},{"id":"https://openalex.org/C93226319","wikidata":"https://www.wikidata.org/wiki/Q193137","display_name":"Differential (mechanical device)","level":2,"score":0.649829089641571},{"id":"https://openalex.org/C2780586882","wikidata":"https://www.wikidata.org/wiki/Q7520643","display_name":"Simple (philosophy)","level":2,"score":0.5772028565406799},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.5650132894515991},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5589712858200073},{"id":"https://openalex.org/C77618280","wikidata":"https://www.wikidata.org/wiki/Q1155772","display_name":"Scheme (mathematics)","level":2,"score":0.5201545357704163},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5037011504173279},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.4019566774368286},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.3535436987876892},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.13781028985977173},{"id":"https://openalex.org/C111472728","wikidata":"https://www.wikidata.org/wiki/Q9471","display_name":"Epistemology","level":1,"score":0.0},{"id":"https://openalex.org/C138885662","wikidata":"https://www.wikidata.org/wiki/Q5891","display_name":"Philosophy","level":0,"score":0.0},{"id":"https://openalex.org/C146978453","wikidata":"https://www.wikidata.org/wiki/Q3798668","display_name":"Aerospace engineering","level":1,"score":0.0},{"id":"https://openalex.org/C134306372","wikidata":"https://www.wikidata.org/wiki/Q7754","display_name":"Mathematical analysis","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1587/elex.11.20140392","is_oa":true,"landing_page_url":"https://doi.org/10.1587/elex.11.20140392","pdf_url":"https://www.jstage.jst.go.jp/article/elex/11/12/11_11.20140392/_pdf","source":{"id":"https://openalex.org/S207433681","display_name":"IEICE Electronics Express","issn_l":"1349-2543","issn":["1349-2543","1349-9467"],"is_oa":true,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4320800604","host_organization_name":"Institute of Electronics, Information and Communication Engineers","host_organization_lineage":["https://openalex.org/P4320800604"],"host_organization_lineage_names":["Institute of Electronics, Information and Communication Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEICE Electronics Express","raw_type":"journal-article"},{"id":"pmh:oai:research-information.bris.ac.uk:openaire_cris_publications/8e1568e0-827b-4941-90a7-f1e2611bb9dd","is_oa":true,"landing_page_url":"https://research-information.bris.ac.uk/en/publications/8e1568e0-827b-4941-90a7-f1e2611bb9dd","pdf_url":null,"source":{"id":"https://openalex.org/S4306400895","display_name":"Bristol Research (University of Bristol)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I36234482","host_organization_name":"University of Bristol","host_organization_lineage":["https://openalex.org/I36234482"],"host_organization_lineage_names":[],"type":"repository"},"license":"other-oa","license_id":"https://openalex.org/licenses/other-oa","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Valero, M R, Roman-Loera, A, Ram\u00edrez-Angulo, J, Medrano, N & Celma, S 2014, 'Rail to rail CMOS complementary input stage with only one active differential pair at a time', IEICE Electronics Express, vol. 11, no. 12, 20140392. https://doi.org/10.1587/elex.11.20140392","raw_type":"info:eu-repo/semantics/publishedVersion"}],"best_oa_location":{"id":"doi:10.1587/elex.11.20140392","is_oa":true,"landing_page_url":"https://doi.org/10.1587/elex.11.20140392","pdf_url":"https://www.jstage.jst.go.jp/article/elex/11/12/11_11.20140392/_pdf","source":{"id":"https://openalex.org/S207433681","display_name":"IEICE Electronics Express","issn_l":"1349-2543","issn":["1349-2543","1349-9467"],"is_oa":true,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4320800604","host_organization_name":"Institute of Electronics, Information and Communication Engineers","host_organization_lineage":["https://openalex.org/P4320800604"],"host_organization_lineage_names":["Institute of Electronics, Information and Communication Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEICE Electronics Express","raw_type":"journal-article"},"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy","score":0.5199999809265137}],"awards":[{"id":"https://openalex.org/G1224945033","display_name":null,"funder_award_id":"FEDER","funder_id":"https://openalex.org/F4320322930","funder_display_name":"Ministerio de Ciencia e Innovaci\u00f3n"},{"id":"https://openalex.org/G147880912","display_name":null,"funder_award_id":"FPU fellowship","funder_id":"https://openalex.org/F4320322930","funder_display_name":"Ministerio de Ciencia e Innovaci\u00f3n"},{"id":"https://openalex.org/G2016851323","display_name":null,"funder_award_id":"MINECO","funder_id":"https://openalex.org/F4320322930","funder_display_name":"Ministerio de Ciencia e Innovaci\u00f3n"}],"funders":[{"id":"https://openalex.org/F4320322930","display_name":"Ministerio de Ciencia e Innovaci\u00f3n","ror":"https://ror.org/034900433"}],"has_content":{"pdf":true,"grobid_xml":true},"content_urls":{"pdf":"https://content.openalex.org/works/W2012594662.pdf","grobid_xml":"https://content.openalex.org/works/W2012594662.grobid-xml"},"referenced_works_count":2,"referenced_works":["https://openalex.org/W643793950","https://openalex.org/W1531706543"],"related_works":["https://openalex.org/W3014521742","https://openalex.org/W1585007175","https://openalex.org/W2382521049","https://openalex.org/W2144385241","https://openalex.org/W2617868873","https://openalex.org/W3204141294","https://openalex.org/W4386230336","https://openalex.org/W4306968100","https://openalex.org/W2165950148","https://openalex.org/W2069464471"],"abstract_inverted_index":{"A":[0],"simple":[1],"scheme":[2],"for":[3],"rail":[4,6],"to":[5],"op-amp":[7],"operation":[8],"is":[9,22,35],"introduced.":[10],"The":[11],"input":[12],"stage":[13],"uses":[14,28],"complementary":[15],"differential":[16],"pairs":[17],"but":[18],"only":[19],"one":[20],"pair":[21],"active":[23],"at":[24],"a":[25,38],"time.":[26],"It":[27],"very":[29],"compact":[30],"control":[31],"circuitry.":[32],"Experimental":[33],"verification":[34],"provided":[36],"from":[37],"test":[39],"chip":[40],"prototype":[41],"in":[42],"0.5":[43],"\u00b5m":[44],"CMOS":[45],"technology.":[46]},"counts_by_year":[{"year":2023,"cited_by_count":1},{"year":2018,"cited_by_count":1}],"updated_date":"2026-03-20T23:20:44.827607","created_date":"2025-10-10T00:00:00"}