{"id":"https://openalex.org/W2063242678","doi":"https://doi.org/10.1587/elex.11.20140011","title":"Mitigation of process variation effect in FPGAs with partial rerouting method","display_name":"Mitigation of process variation effect in FPGAs with partial rerouting method","publication_year":2014,"publication_date":"2014-01-01","ids":{"openalex":"https://openalex.org/W2063242678","doi":"https://doi.org/10.1587/elex.11.20140011","mag":"2063242678"},"language":"en","primary_location":{"id":"doi:10.1587/elex.11.20140011","is_oa":true,"landing_page_url":"https://doi.org/10.1587/elex.11.20140011","pdf_url":"https://www.jstage.jst.go.jp/article/elex/11/3/11_11.20140011/_pdf","source":{"id":"https://openalex.org/S207433681","display_name":"IEICE Electronics Express","issn_l":"1349-2543","issn":["1349-2543","1349-9467"],"is_oa":true,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4320800604","host_organization_name":"Institute of Electronics, Information and Communication Engineers","host_organization_lineage":["https://openalex.org/P4320800604"],"host_organization_lineage_names":["Institute of Electronics, Information and Communication Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEICE Electronics Express","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"diamond","oa_url":"https://www.jstage.jst.go.jp/article/elex/11/3/11_11.20140011/_pdf","any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5083017828","display_name":"Zhenyu Guan","orcid":"https://orcid.org/0000-0002-3959-338X"},"institutions":[{"id":"https://openalex.org/I47508984","display_name":"Imperial College London","ror":"https://ror.org/041kmwe10","country_code":"GB","type":"education","lineage":["https://openalex.org/I47508984"]}],"countries":["GB"],"is_corresponding":true,"raw_author_name":"Zhenyu Guan","raw_affiliation_strings":["Department of Electrical and Electronic, Imperial College London, South Kensington Campus"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Electronic, Imperial College London, South Kensington Campus","institution_ids":["https://openalex.org/I47508984"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5051758515","display_name":"Justin S. J. Wong","orcid":"https://orcid.org/0000-0002-4378-1199"},"institutions":[{"id":"https://openalex.org/I47508984","display_name":"Imperial College London","ror":"https://ror.org/041kmwe10","country_code":"GB","type":"education","lineage":["https://openalex.org/I47508984"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"Justin S. J. Wong","raw_affiliation_strings":["Department of Electrical and Electronic, Imperial College London, South Kensington Campus"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Electronic, Imperial College London, South Kensington Campus","institution_ids":["https://openalex.org/I47508984"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5056146508","display_name":"Sumanta Chaudhuri","orcid":"https://orcid.org/0000-0002-8337-079X"},"institutions":[{"id":"https://openalex.org/I47508984","display_name":"Imperial College London","ror":"https://ror.org/041kmwe10","country_code":"GB","type":"education","lineage":["https://openalex.org/I47508984"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"Sumanta Chaudhuri","raw_affiliation_strings":["Department of Electrical and Electronic, Imperial College London, South Kensington Campus"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Electronic, Imperial College London, South Kensington Campus","institution_ids":["https://openalex.org/I47508984"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5085417789","display_name":"George M. Constantinides","orcid":null},"institutions":[{"id":"https://openalex.org/I47508984","display_name":"Imperial College London","ror":"https://ror.org/041kmwe10","country_code":"GB","type":"education","lineage":["https://openalex.org/I47508984"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"George Constantinides","raw_affiliation_strings":["Department of Electrical and Electronic, Imperial College London, South Kensington Campus"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Electronic, Imperial College London, South Kensington Campus","institution_ids":["https://openalex.org/I47508984"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5091532722","display_name":"Peter Y. K. Cheung","orcid":"https://orcid.org/0000-0002-8236-1816"},"institutions":[{"id":"https://openalex.org/I47508984","display_name":"Imperial College London","ror":"https://ror.org/041kmwe10","country_code":"GB","type":"education","lineage":["https://openalex.org/I47508984"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"Peter Y. K. Cheung","raw_affiliation_strings":["Department of Electrical and Electronic, Imperial College London, South Kensington Campus"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Electronic, Imperial College London, South Kensington Campus","institution_ids":["https://openalex.org/I47508984"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5083017828"],"corresponding_institution_ids":["https://openalex.org/I47508984"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":true,"cited_by_count":0,"citation_normalized_percentile":{"value":0.10830242,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"11","issue":"3","first_page":"20140011","last_page":"20140011"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/routing","display_name":"Routing (electronic design automation)","score":0.7617659568786621},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7252235412597656},{"id":"https://openalex.org/keywords/process-variation","display_name":"Process variation","score":0.6959584951400757},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.6501540541648865},{"id":"https://openalex.org/keywords/variation","display_name":"Variation (astronomy)","score":0.6284521818161011},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5901157259941101},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.3786311745643616},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3125283718109131}],"concepts":[{"id":"https://openalex.org/C74172769","wikidata":"https://www.wikidata.org/wiki/Q1446839","display_name":"Routing (electronic design automation)","level":2,"score":0.7617659568786621},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7252235412597656},{"id":"https://openalex.org/C93389723","wikidata":"https://www.wikidata.org/wiki/Q7247313","display_name":"Process variation","level":3,"score":0.6959584951400757},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.6501540541648865},{"id":"https://openalex.org/C2778334786","wikidata":"https://www.wikidata.org/wiki/Q1586270","display_name":"Variation (astronomy)","level":2,"score":0.6284521818161011},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5901157259941101},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3786311745643616},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3125283718109131},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C44870925","wikidata":"https://www.wikidata.org/wiki/Q37547","display_name":"Astrophysics","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1587/elex.11.20140011","is_oa":true,"landing_page_url":"https://doi.org/10.1587/elex.11.20140011","pdf_url":"https://www.jstage.jst.go.jp/article/elex/11/3/11_11.20140011/_pdf","source":{"id":"https://openalex.org/S207433681","display_name":"IEICE Electronics Express","issn_l":"1349-2543","issn":["1349-2543","1349-9467"],"is_oa":true,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4320800604","host_organization_name":"Institute of Electronics, Information and Communication Engineers","host_organization_lineage":["https://openalex.org/P4320800604"],"host_organization_lineage_names":["Institute of Electronics, Information and Communication Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEICE Electronics Express","raw_type":"journal-article"},{"id":"pmh:oai:HAL:hal-04510591v1","is_oa":false,"landing_page_url":"https://telecom-paris.hal.science/hal-04510591","pdf_url":null,"source":{"id":"https://openalex.org/S4406922466","display_name":"SPIRE - Sciences Po Institutional REpository","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"IEICE Electronics Express, 2014, 11 (3), pp.20140011-20140011. ⟨10.1587/elex.11.20140011⟩","raw_type":"Journal articles"}],"best_oa_location":{"id":"doi:10.1587/elex.11.20140011","is_oa":true,"landing_page_url":"https://doi.org/10.1587/elex.11.20140011","pdf_url":"https://www.jstage.jst.go.jp/article/elex/11/3/11_11.20140011/_pdf","source":{"id":"https://openalex.org/S207433681","display_name":"IEICE Electronics Express","issn_l":"1349-2543","issn":["1349-2543","1349-9467"],"is_oa":true,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4320800604","host_organization_name":"Institute of Electronics, Information and Communication Engineers","host_organization_lineage":["https://openalex.org/P4320800604"],"host_organization_lineage_names":["Institute of Electronics, Information and Communication Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEICE Electronics Express","raw_type":"journal-article"},"sustainable_development_goals":[],"awards":[{"id":"https://openalex.org/G5524266619","display_name":null,"funder_award_id":"EP/I020357/1","funder_id":"https://openalex.org/F4320334627","funder_display_name":"Engineering and Physical Sciences Research Council"},{"id":"https://openalex.org/G6787767956","display_name":null,"funder_award_id":"EP/G031576/1","funder_id":"https://openalex.org/F4320334627","funder_display_name":"Engineering and Physical Sciences Research Council"}],"funders":[{"id":"https://openalex.org/F4320334627","display_name":"Engineering and Physical Sciences Research Council","ror":"https://ror.org/0439y7842"}],"has_content":{"grobid_xml":true,"pdf":true},"content_urls":{"pdf":"https://content.openalex.org/works/W2063242678.pdf","grobid_xml":"https://content.openalex.org/works/W2063242678.grobid-xml"},"referenced_works_count":6,"referenced_works":["https://openalex.org/W2031871682","https://openalex.org/W2096581954","https://openalex.org/W2103156522","https://openalex.org/W2108165851","https://openalex.org/W2154446814","https://openalex.org/W2156041594"],"related_works":["https://openalex.org/W2386430105","https://openalex.org/W2356521405","https://openalex.org/W2110265185","https://openalex.org/W3146360095","https://openalex.org/W2137012493","https://openalex.org/W2184011203","https://openalex.org/W2959030164","https://openalex.org/W1564147575","https://openalex.org/W2054411746","https://openalex.org/W2063242678"],"abstract_inverted_index":{"In":[0],"this":[1,33],"paper,":[2],"the":[3,15,37,46,72,80,97],"FPGA":[4],"routing":[5,81,107],"process":[6,22,42,82],"is":[7,30],"explored":[8],"to":[9,21,35],"mitigate":[10],"and":[11,44,57,106],"take":[12],"advantage":[13],"of":[14,17,55],"effect":[16],"delay":[18],"variability":[19],"due":[20],"variation.":[23],"A":[24],"new":[25],"method":[26],"called":[27],"partial":[28,68,75,98],"rerouting":[29,51,69,76,99],"proposed":[31],"in":[32],"paper":[34],"improve":[36],"timing":[38,62],"performance":[39],"based":[40],"on":[41],"variation":[43],"reduce":[45],"execution":[47],"time.":[48],"By":[49],"only":[50],"a":[52,101],"small":[53],"number":[54],"critical":[56],"near-critical":[58],"paths,":[59],"about":[60],"6.3%":[61],"improvement":[63],"can":[64,77],"be":[65],"achieved":[66],"by":[67,83],"method.":[70],"At":[71],"same":[73],"time,":[74],"speed":[78],"up":[79],"9":[84],"times":[85],"compared":[86],"with":[87,90],"full":[88],"chipwise":[89],"100":[91],"target":[92],"FPGAs":[93],"(variation":[94],"maps).":[95],"Moreover,":[96],"enables":[100],"trade-off":[102],"between":[103],"product":[104],"yield":[105],"speed.":[108]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}