{"id":"https://openalex.org/W1975423753","doi":"https://doi.org/10.1587/elex.11.20130987","title":"Parallel graph traversal for FPGA","display_name":"Parallel graph traversal for FPGA","publication_year":2014,"publication_date":"2014-01-01","ids":{"openalex":"https://openalex.org/W1975423753","doi":"https://doi.org/10.1587/elex.11.20130987","mag":"1975423753"},"language":"en","primary_location":{"id":"doi:10.1587/elex.11.20130987","is_oa":true,"landing_page_url":"https://doi.org/10.1587/elex.11.20130987","pdf_url":"https://www.jstage.jst.go.jp/article/elex/11/7/11_11.20130987/_pdf","source":{"id":"https://openalex.org/S207433681","display_name":"IEICE Electronics Express","issn_l":"1349-2543","issn":["1349-2543","1349-9467"],"is_oa":true,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4320800604","host_organization_name":"Institute of Electronics, Information and Communication Engineers","host_organization_lineage":["https://openalex.org/P4320800604"],"host_organization_lineage_names":["Institute of Electronics, Information and Communication Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEICE Electronics Express","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"diamond","oa_url":"https://www.jstage.jst.go.jp/article/elex/11/7/11_11.20130987/_pdf","any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5037434253","display_name":"Shice Ni","orcid":null},"institutions":[{"id":"https://openalex.org/I170215575","display_name":"National University of Defense Technology","ror":"https://ror.org/05d2yfz11","country_code":"CN","type":"education","lineage":["https://openalex.org/I170215575"]}],"countries":["CN"],"is_corresponding":true,"raw_author_name":"Shice Ni","raw_affiliation_strings":["National Laboratory for Parallel and Distributed Processing, National University of Defense Technology"],"affiliations":[{"raw_affiliation_string":"National Laboratory for Parallel and Distributed Processing, National University of Defense Technology","institution_ids":["https://openalex.org/I170215575"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5051680867","display_name":"Yong Dou","orcid":"https://orcid.org/0000-0002-1256-8934"},"institutions":[{"id":"https://openalex.org/I170215575","display_name":"National University of Defense Technology","ror":"https://ror.org/05d2yfz11","country_code":"CN","type":"education","lineage":["https://openalex.org/I170215575"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Yong Dou","raw_affiliation_strings":["National Laboratory for Parallel and Distributed Processing, National University of Defense Technology"],"affiliations":[{"raw_affiliation_string":"National Laboratory for Parallel and Distributed Processing, National University of Defense Technology","institution_ids":["https://openalex.org/I170215575"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5063040852","display_name":"Dan Zou","orcid":null},"institutions":[{"id":"https://openalex.org/I170215575","display_name":"National University of Defense Technology","ror":"https://ror.org/05d2yfz11","country_code":"CN","type":"education","lineage":["https://openalex.org/I170215575"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Dan Zou","raw_affiliation_strings":["National Laboratory for Parallel and Distributed Processing, National University of Defense Technology"],"affiliations":[{"raw_affiliation_string":"National Laboratory for Parallel and Distributed Processing, National University of Defense Technology","institution_ids":["https://openalex.org/I170215575"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5060842196","display_name":"Rongchun Li","orcid":"https://orcid.org/0000-0001-5922-7961"},"institutions":[{"id":"https://openalex.org/I170215575","display_name":"National University of Defense Technology","ror":"https://ror.org/05d2yfz11","country_code":"CN","type":"education","lineage":["https://openalex.org/I170215575"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Rongchun Li","raw_affiliation_strings":["National Laboratory for Parallel and Distributed Processing, National University of Defense Technology"],"affiliations":[{"raw_affiliation_string":"National Laboratory for Parallel and Distributed Processing, National University of Defense Technology","institution_ids":["https://openalex.org/I170215575"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5100367009","display_name":"Qiang Wang","orcid":"https://orcid.org/0000-0002-7078-7545"},"institutions":[{"id":"https://openalex.org/I170215575","display_name":"National University of Defense Technology","ror":"https://ror.org/05d2yfz11","country_code":"CN","type":"education","lineage":["https://openalex.org/I170215575"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Qiang Wang","raw_affiliation_strings":["National Laboratory for Parallel and Distributed Processing, National University of Defense Technology"],"affiliations":[{"raw_affiliation_string":"National Laboratory for Parallel and Distributed Processing, National University of Defense Technology","institution_ids":["https://openalex.org/I170215575"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5037434253"],"corresponding_institution_ids":["https://openalex.org/I170215575"],"apc_list":null,"apc_paid":null,"fwci":0.2129,"has_fulltext":true,"cited_by_count":7,"citation_normalized_percentile":{"value":0.57250958,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":95},"biblio":{"volume":"11","issue":"7","first_page":"20130987","last_page":"20130987"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9990000128746033,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9990000128746033,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9987999796867371,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9968000054359436,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.8168814778327942},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7481250166893005},{"id":"https://openalex.org/keywords/dram","display_name":"Dram","score":0.7121874094009399},{"id":"https://openalex.org/keywords/graph-traversal","display_name":"Graph traversal","score":0.6786121726036072},{"id":"https://openalex.org/keywords/tree-traversal","display_name":"Tree traversal","score":0.6691429615020752},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.5218750238418579},{"id":"https://openalex.org/keywords/static-random-access-memory","display_name":"Static random-access memory","score":0.5044323205947876},{"id":"https://openalex.org/keywords/gate-array","display_name":"Gate array","score":0.4843236207962036},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.48250365257263184},{"id":"https://openalex.org/keywords/graph","display_name":"Graph","score":0.480826735496521},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.4328674077987671},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3562336266040802},{"id":"https://openalex.org/keywords/theoretical-computer-science","display_name":"Theoretical computer science","score":0.09851455688476562},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.0710446834564209}],"concepts":[{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.8168814778327942},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7481250166893005},{"id":"https://openalex.org/C7366592","wikidata":"https://www.wikidata.org/wiki/Q1255620","display_name":"Dram","level":2,"score":0.7121874094009399},{"id":"https://openalex.org/C96333769","wikidata":"https://www.wikidata.org/wiki/Q907955","display_name":"Graph traversal","level":3,"score":0.6786121726036072},{"id":"https://openalex.org/C140745168","wikidata":"https://www.wikidata.org/wiki/Q1210082","display_name":"Tree traversal","level":2,"score":0.6691429615020752},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.5218750238418579},{"id":"https://openalex.org/C68043766","wikidata":"https://www.wikidata.org/wiki/Q267416","display_name":"Static random-access memory","level":2,"score":0.5044323205947876},{"id":"https://openalex.org/C114237110","wikidata":"https://www.wikidata.org/wiki/Q114901","display_name":"Gate array","level":3,"score":0.4843236207962036},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.48250365257263184},{"id":"https://openalex.org/C132525143","wikidata":"https://www.wikidata.org/wiki/Q141488","display_name":"Graph","level":2,"score":0.480826735496521},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4328674077987671},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3562336266040802},{"id":"https://openalex.org/C80444323","wikidata":"https://www.wikidata.org/wiki/Q2878974","display_name":"Theoretical computer science","level":1,"score":0.09851455688476562},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.0710446834564209}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1587/elex.11.20130987","is_oa":true,"landing_page_url":"https://doi.org/10.1587/elex.11.20130987","pdf_url":"https://www.jstage.jst.go.jp/article/elex/11/7/11_11.20130987/_pdf","source":{"id":"https://openalex.org/S207433681","display_name":"IEICE Electronics Express","issn_l":"1349-2543","issn":["1349-2543","1349-9467"],"is_oa":true,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4320800604","host_organization_name":"Institute of Electronics, Information and Communication Engineers","host_organization_lineage":["https://openalex.org/P4320800604"],"host_organization_lineage_names":["Institute of Electronics, Information and Communication Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEICE Electronics Express","raw_type":"journal-article"}],"best_oa_location":{"id":"doi:10.1587/elex.11.20130987","is_oa":true,"landing_page_url":"https://doi.org/10.1587/elex.11.20130987","pdf_url":"https://www.jstage.jst.go.jp/article/elex/11/7/11_11.20130987/_pdf","source":{"id":"https://openalex.org/S207433681","display_name":"IEICE Electronics Express","issn_l":"1349-2543","issn":["1349-2543","1349-9467"],"is_oa":true,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4320800604","host_organization_name":"Institute of Electronics, Information and Communication Engineers","host_organization_lineage":["https://openalex.org/P4320800604"],"host_organization_lineage_names":["Institute of Electronics, Information and Communication Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEICE Electronics Express","raw_type":"journal-article"},"sustainable_development_goals":[{"display_name":"Affordable and clean energy","score":0.4099999964237213,"id":"https://metadata.un.org/sdg/7"}],"awards":[{"id":"https://openalex.org/G210531800","display_name":null,"funder_award_id":"6112520","funder_id":"https://openalex.org/F4320321001","funder_display_name":"National Natural Science Foundation of China"},{"id":"https://openalex.org/G4094277518","display_name":null,"funder_award_id":"61125201","funder_id":"https://openalex.org/F4320321001","funder_display_name":"National Natural Science Foundation of China"},{"id":"https://openalex.org/G4215945973","display_name":"Topological Methods in Analysis","funder_award_id":"6112520","funder_id":"https://openalex.org/F4320306076","funder_display_name":"National Science Foundation"},{"id":"https://openalex.org/G8208342437","display_name":null,"funder_award_id":"1 and","funder_id":"https://openalex.org/F4320321001","funder_display_name":"National Natural Science Foundation of China"}],"funders":[{"id":"https://openalex.org/F4320306076","display_name":"National Science Foundation","ror":"https://ror.org/021nxhr62"},{"id":"https://openalex.org/F4320321001","display_name":"National Natural Science Foundation of China","ror":"https://ror.org/01h0zpd94"},{"id":"https://openalex.org/F4320321106","display_name":"Ministry of Education of the People's Republic of China","ror":"https://ror.org/01mv9t934"}],"has_content":{"pdf":true,"grobid_xml":true},"content_urls":{"pdf":"https://content.openalex.org/works/W1975423753.pdf","grobid_xml":"https://content.openalex.org/works/W1975423753.grobid-xml"},"referenced_works_count":6,"referenced_works":["https://openalex.org/W1482680420","https://openalex.org/W1558145197","https://openalex.org/W2005076259","https://openalex.org/W2031816166","https://openalex.org/W2111325060","https://openalex.org/W2123846711"],"related_works":["https://openalex.org/W2200188075","https://openalex.org/W4252596799","https://openalex.org/W4254594467","https://openalex.org/W4230405657","https://openalex.org/W244044452","https://openalex.org/W2552915643","https://openalex.org/W3213135344","https://openalex.org/W170547082","https://openalex.org/W3183956626","https://openalex.org/W2136735429"],"abstract_inverted_index":{"This":[0],"paper":[1],"presents":[2],"a":[3,22,51],"multi-channel":[4,23],"memory":[5,24],"based":[6],"architecture":[7],"for":[8,15,40],"parallel":[9],"processing":[10,42],"of":[11,50,61],"large-scale":[12],"graph":[13],"traversal":[14],"field-programmable":[16],"gate":[17],"array":[18],"(FPGA).":[19],"By":[20],"designing":[21],"subsystem":[25],"with":[26],"two":[27,31],"DRAM":[28],"modules":[29],"and":[30,34],"SRAM":[32],"chips":[33],"developing":[35],"an":[36],"optimized":[37,54],"pipelining":[38],"structure":[39],"the":[41,58],"elements,":[43],"we":[44],"achieve":[45],"superior":[46],"performance":[47],"to":[48],"that":[49],"state-of-the-art":[52],"highly":[53],"BFS":[55],"implementations":[56],"using":[57],"same":[59],"type":[60],"FPGA.":[62]},"counts_by_year":[{"year":2024,"cited_by_count":1},{"year":2022,"cited_by_count":1},{"year":2021,"cited_by_count":2},{"year":2020,"cited_by_count":1},{"year":2019,"cited_by_count":1},{"year":2015,"cited_by_count":1}],"updated_date":"2026-04-21T08:09:41.155169","created_date":"2025-10-10T00:00:00"}