{"id":"https://openalex.org/W1995056098","doi":"https://doi.org/10.1587/elex.10.20130912","title":"Classification on variation maps: a new placement strategy to alleviate process variation on FPGA","display_name":"Classification on variation maps: a new placement strategy to alleviate process variation on FPGA","publication_year":2013,"publication_date":"2013-12-05","ids":{"openalex":"https://openalex.org/W1995056098","doi":"https://doi.org/10.1587/elex.10.20130912","mag":"1995056098"},"language":"en","primary_location":{"id":"doi:10.1587/elex.10.20130912","is_oa":true,"landing_page_url":"https://doi.org/10.1587/elex.10.20130912","pdf_url":"https://www.jstage.jst.go.jp/article/elex/11/3/11_10.20130912/_pdf","source":{"id":"https://openalex.org/S207433681","display_name":"IEICE Electronics Express","issn_l":"1349-2543","issn":["1349-2543","1349-9467"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4320800604","host_organization_name":"Institute of Electronics, Information and Communication Engineers","host_organization_lineage":["https://openalex.org/P4320800604"],"host_organization_lineage_names":["Institute of Electronics, Information and Communication Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEICE Electronics Express","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"bronze","oa_url":"https://www.jstage.jst.go.jp/article/elex/11/3/11_10.20130912/_pdf","any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5083017828","display_name":"Zhenyu Guan","orcid":"https://orcid.org/0000-0002-3959-338X"},"institutions":[{"id":"https://openalex.org/I47508984","display_name":"Imperial College London","ror":"https://ror.org/041kmwe10","country_code":"GB","type":"education","lineage":["https://openalex.org/I47508984"]}],"countries":["GB"],"is_corresponding":true,"raw_author_name":"Zhenyu Guan","raw_affiliation_strings":["Department of Electrical and Electronic, Imperial College London, South Kensington Campus"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Electronic, Imperial College London, South Kensington Campus","institution_ids":["https://openalex.org/I47508984"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5051758515","display_name":"Justin S. J. Wong","orcid":"https://orcid.org/0000-0002-4378-1199"},"institutions":[{"id":"https://openalex.org/I47508984","display_name":"Imperial College London","ror":"https://ror.org/041kmwe10","country_code":"GB","type":"education","lineage":["https://openalex.org/I47508984"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"Justin S. J. Wong","raw_affiliation_strings":["Department of Electrical and Electronic, Imperial College London, South Kensington Campus"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Electronic, Imperial College London, South Kensington Campus","institution_ids":["https://openalex.org/I47508984"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5056146508","display_name":"Sumanta Chaudhuri","orcid":"https://orcid.org/0000-0002-8337-079X"},"institutions":[{"id":"https://openalex.org/I47508984","display_name":"Imperial College London","ror":"https://ror.org/041kmwe10","country_code":"GB","type":"education","lineage":["https://openalex.org/I47508984"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"Sumanta Chaudhuri","raw_affiliation_strings":["Department of Electrical and Electronic, Imperial College London, South Kensington Campus"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Electronic, Imperial College London, South Kensington Campus","institution_ids":["https://openalex.org/I47508984"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5085417789","display_name":"George M. Constantinides","orcid":null},"institutions":[{"id":"https://openalex.org/I47508984","display_name":"Imperial College London","ror":"https://ror.org/041kmwe10","country_code":"GB","type":"education","lineage":["https://openalex.org/I47508984"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"George Constantinides","raw_affiliation_strings":["Department of Electrical and Electronic, Imperial College London, South Kensington Campus"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Electronic, Imperial College London, South Kensington Campus","institution_ids":["https://openalex.org/I47508984"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5091532722","display_name":"Peter Y. K. Cheung","orcid":"https://orcid.org/0000-0002-8236-1816"},"institutions":[{"id":"https://openalex.org/I47508984","display_name":"Imperial College London","ror":"https://ror.org/041kmwe10","country_code":"GB","type":"education","lineage":["https://openalex.org/I47508984"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"Peter Y. K. Cheung","raw_affiliation_strings":["Department of Electrical and Electronic, Imperial College London, South Kensington Campus"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Electronic, Imperial College London, South Kensington Campus","institution_ids":["https://openalex.org/I47508984"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5083017828"],"corresponding_institution_ids":["https://openalex.org/I47508984"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":true,"cited_by_count":0,"citation_normalized_percentile":{"value":0.06769094,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"11","issue":"3","first_page":"20130912","last_page":"20130912"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/process-variation","display_name":"Process variation","score":0.8416195511817932},{"id":"https://openalex.org/keywords/variation","display_name":"Variation (astronomy)","score":0.8147585391998291},{"id":"https://openalex.org/keywords/placement","display_name":"Placement","score":0.8055050373077393},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7804597616195679},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6989099383354187},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.5961133241653442},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.5104314684867859},{"id":"https://openalex.org/keywords/static-timing-analysis","display_name":"Static timing analysis","score":0.43682661652565},{"id":"https://openalex.org/keywords/class","display_name":"Class (philosophy)","score":0.43262019753456116},{"id":"https://openalex.org/keywords/execution-time","display_name":"Execution time","score":0.41608768701553345},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.39459046721458435},{"id":"https://openalex.org/keywords/real-time-computing","display_name":"Real-time computing","score":0.3248059153556824},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3224347233772278},{"id":"https://openalex.org/keywords/circuit-design","display_name":"Circuit design","score":0.15268054604530334},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.1375170648097992},{"id":"https://openalex.org/keywords/physical-design","display_name":"Physical design","score":0.1298031508922577},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.07359325885772705}],"concepts":[{"id":"https://openalex.org/C93389723","wikidata":"https://www.wikidata.org/wiki/Q7247313","display_name":"Process variation","level":3,"score":0.8416195511817932},{"id":"https://openalex.org/C2778334786","wikidata":"https://www.wikidata.org/wiki/Q1586270","display_name":"Variation (astronomy)","level":2,"score":0.8147585391998291},{"id":"https://openalex.org/C117690923","wikidata":"https://www.wikidata.org/wiki/Q1484784","display_name":"Placement","level":4,"score":0.8055050373077393},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7804597616195679},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6989099383354187},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.5961133241653442},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.5104314684867859},{"id":"https://openalex.org/C93682380","wikidata":"https://www.wikidata.org/wiki/Q2025226","display_name":"Static timing analysis","level":2,"score":0.43682661652565},{"id":"https://openalex.org/C2777212361","wikidata":"https://www.wikidata.org/wiki/Q5127848","display_name":"Class (philosophy)","level":2,"score":0.43262019753456116},{"id":"https://openalex.org/C2989134064","wikidata":"https://www.wikidata.org/wiki/Q288510","display_name":"Execution time","level":2,"score":0.41608768701553345},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.39459046721458435},{"id":"https://openalex.org/C79403827","wikidata":"https://www.wikidata.org/wiki/Q3988","display_name":"Real-time computing","level":1,"score":0.3248059153556824},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3224347233772278},{"id":"https://openalex.org/C190560348","wikidata":"https://www.wikidata.org/wiki/Q3245116","display_name":"Circuit design","level":2,"score":0.15268054604530334},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.1375170648097992},{"id":"https://openalex.org/C188817802","wikidata":"https://www.wikidata.org/wiki/Q13426855","display_name":"Physical design","level":3,"score":0.1298031508922577},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.07359325885772705},{"id":"https://openalex.org/C44870925","wikidata":"https://www.wikidata.org/wiki/Q37547","display_name":"Astrophysics","level":1,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1587/elex.10.20130912","is_oa":true,"landing_page_url":"https://doi.org/10.1587/elex.10.20130912","pdf_url":"https://www.jstage.jst.go.jp/article/elex/11/3/11_10.20130912/_pdf","source":{"id":"https://openalex.org/S207433681","display_name":"IEICE Electronics Express","issn_l":"1349-2543","issn":["1349-2543","1349-9467"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4320800604","host_organization_name":"Institute of Electronics, Information and Communication Engineers","host_organization_lineage":["https://openalex.org/P4320800604"],"host_organization_lineage_names":["Institute of Electronics, Information and Communication Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEICE Electronics Express","raw_type":"journal-article"},{"id":"pmh:oai:HAL:hal-04510597v1","is_oa":false,"landing_page_url":"https://telecom-paris.hal.science/hal-04510597","pdf_url":null,"source":{"id":"https://openalex.org/S4406922466","display_name":"SPIRE - Sciences Po Institutional REpository","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"IEICE Electronics Express, 2014, 11 (3), pp.1-9. ⟨10.1587/elex.10.20130912⟩","raw_type":"Journal articles"}],"best_oa_location":{"id":"doi:10.1587/elex.10.20130912","is_oa":true,"landing_page_url":"https://doi.org/10.1587/elex.10.20130912","pdf_url":"https://www.jstage.jst.go.jp/article/elex/11/3/11_10.20130912/_pdf","source":{"id":"https://openalex.org/S207433681","display_name":"IEICE Electronics Express","issn_l":"1349-2543","issn":["1349-2543","1349-9467"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4320800604","host_organization_name":"Institute of Electronics, Information and Communication Engineers","host_organization_lineage":["https://openalex.org/P4320800604"],"host_organization_lineage_names":["Institute of Electronics, Information and Communication Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEICE Electronics Express","raw_type":"journal-article"},"sustainable_development_goals":[],"awards":[{"id":"https://openalex.org/G5524266619","display_name":null,"funder_award_id":"EP/I020357/1","funder_id":"https://openalex.org/F4320334627","funder_display_name":"Engineering and Physical Sciences Research Council"},{"id":"https://openalex.org/G6672801631","display_name":null,"funder_award_id":"EP/E00024X/1","funder_id":"https://openalex.org/F4320334627","funder_display_name":"Engineering and Physical Sciences Research Council"}],"funders":[{"id":"https://openalex.org/F4320334627","display_name":"Engineering and Physical Sciences Research Council","ror":"https://ror.org/0439y7842"}],"has_content":{"pdf":true,"grobid_xml":true},"content_urls":{"pdf":"https://content.openalex.org/works/W1995056098.pdf","grobid_xml":"https://content.openalex.org/works/W1995056098.grobid-xml"},"referenced_works_count":7,"referenced_works":["https://openalex.org/W1978700278","https://openalex.org/W1994202030","https://openalex.org/W2031871682","https://openalex.org/W2054411746","https://openalex.org/W2096227207","https://openalex.org/W2103156522","https://openalex.org/W2154446814"],"related_works":["https://openalex.org/W1995056098","https://openalex.org/W3183044703","https://openalex.org/W2126460975","https://openalex.org/W3092420867","https://openalex.org/W2115729972","https://openalex.org/W2042032654","https://openalex.org/W2158291854","https://openalex.org/W1974474301","https://openalex.org/W2135304146","https://openalex.org/W2123535323"],"abstract_inverted_index":{"This":[0],"paper":[1],"proposes":[2],"a":[3,14,29,76,135],"2-stage":[4],"variation-aware":[5],"placement":[6,17,41,52],"method":[7,72],"that":[8],"benefits":[9],"from":[10,88],"the":[11,20,56],"optimality":[12],"of":[13,22,32,48,79,115,137],"full-chipwise":[15,141],"(chip-by-chip)":[16],"to":[18,140],"alleviate":[19],"impact":[21],"process":[23],"variation.":[24],"By":[25],"classifying":[26],"FPGAs":[27],"into":[28],"small":[30],"number":[31],"classes":[33,125],"based":[34],"on":[35],"their":[36],"variation":[37,85],"maps":[38,86],"and":[39,82,108],"performing":[40],"optimisation":[42],"specifically":[43],"for":[44,126],"each":[45,49],"class":[46],"instead":[47],"chip,":[50],"two-stage":[51],"can":[53],"greatly":[54],"reduce":[55],"execution":[57,132],"time":[58,133],"with":[59,93,101,123],"similar":[60],"timing":[61,105,113,128],"improvement":[62],"as":[63],"achieved":[64],"by":[65,134],"full":[66,109],"chipwise":[67,110],"optimal":[68],"placement.":[69,111,142],"Our":[70],"proposed":[71],"is":[73,117],"implemented":[74],"in":[75,119],"modified":[77],"version":[78],"VPR":[80],"5.0":[81],"verified":[83],"using":[84],"measured":[87],"129":[89],"DE0":[90],"boards":[91],"equipped":[92],"Cyclone":[94],"III":[95],"FPGAs.":[96],"The":[97,112],"results":[98],"are":[99],"compared":[100,139],"variation-blind,":[102],"Statistical":[103],"static":[104],"analysis":[106],"(SSTA)":[107],"gain":[114],"7.5%":[116],"observed":[118],"20":[120],"MCNC":[121],"benchmarks":[122],"16":[124],"95%":[127],"yield,":[129],"while":[130],"reducing":[131],"factor":[136],"8":[138]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}