{"id":"https://openalex.org/W2087234551","doi":"https://doi.org/10.1587/elex.10.20130716","title":"Design of low-power clock generator synchronized with AC power for adiabatic dynamic CMOS logic","display_name":"Design of low-power clock generator synchronized with AC power for adiabatic dynamic CMOS logic","publication_year":2013,"publication_date":"2013-01-01","ids":{"openalex":"https://openalex.org/W2087234551","doi":"https://doi.org/10.1587/elex.10.20130716","mag":"2087234551"},"language":"en","primary_location":{"id":"doi:10.1587/elex.10.20130716","is_oa":true,"landing_page_url":"https://doi.org/10.1587/elex.10.20130716","pdf_url":"https://www.jstage.jst.go.jp/article/elex/10/20/10_10.20130716/_pdf","source":{"id":"https://openalex.org/S207433681","display_name":"IEICE Electronics Express","issn_l":"1349-2543","issn":["1349-2543","1349-9467"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4320800604","host_organization_name":"Institute of Electronics, Information and Communication Engineers","host_organization_lineage":["https://openalex.org/P4320800604"],"host_organization_lineage_names":["Institute of Electronics, Information and Communication Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEICE Electronics Express","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"bronze","oa_url":"https://www.jstage.jst.go.jp/article/elex/10/20/10_10.20130716/_pdf","any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5057316823","display_name":"Seung-Il Cho","orcid":"https://orcid.org/0000-0002-1931-6430"},"institutions":[{"id":"https://openalex.org/I112524849","display_name":"Yamagata University","ror":"https://ror.org/00xy44n04","country_code":"JP","type":"education","lineage":["https://openalex.org/I112524849"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Seung-Il Cho","raw_affiliation_strings":["Graduate School of Science and Engineering, Yamagata University","Graduate school of Science and Engineering, Yamagata University"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Graduate School of Science and Engineering, Yamagata University","institution_ids":["https://openalex.org/I112524849"]},{"raw_affiliation_string":"Graduate school of Science and Engineering, Yamagata University","institution_ids":["https://openalex.org/I112524849"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5030344186","display_name":"Seong-Kweon Kim","orcid":null},"institutions":[{"id":"https://openalex.org/I118373667","display_name":"Seoul National University of Science and Technology","ror":"https://ror.org/00chfja07","country_code":"KR","type":"education","lineage":["https://openalex.org/I118373667"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Seong-Kweon Kim","raw_affiliation_strings":["Department of Electronic and IT Media Engineering, Seoul National University of Science and Technology"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electronic and IT Media Engineering, Seoul National University of Science and Technology","institution_ids":["https://openalex.org/I118373667"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5101474018","display_name":"Tomochika Harada","orcid":"https://orcid.org/0000-0002-9974-4522"},"institutions":[{"id":"https://openalex.org/I112524849","display_name":"Yamagata University","ror":"https://ror.org/00xy44n04","country_code":"JP","type":"education","lineage":["https://openalex.org/I112524849"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Tomochika Harada","raw_affiliation_strings":["Graduate School of Science and Engineering, Yamagata University","Graduate school of Science and Engineering, Yamagata University"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Graduate School of Science and Engineering, Yamagata University","institution_ids":["https://openalex.org/I112524849"]},{"raw_affiliation_string":"Graduate school of Science and Engineering, Yamagata University","institution_ids":["https://openalex.org/I112524849"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5074850118","display_name":"M. YOKOYAMA","orcid":"https://orcid.org/0000-0003-2837-6272"},"institutions":[{"id":"https://openalex.org/I112524849","display_name":"Yamagata University","ror":"https://ror.org/00xy44n04","country_code":"JP","type":"education","lineage":["https://openalex.org/I112524849"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Michio Yokoyama","raw_affiliation_strings":["Graduate School of Science and Engineering, Yamagata University","Graduate school of Science and Engineering, Yamagata University"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Graduate School of Science and Engineering, Yamagata University","institution_ids":["https://openalex.org/I112524849"]},{"raw_affiliation_string":"Graduate school of Science and Engineering, Yamagata University","institution_ids":["https://openalex.org/I112524849"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.411,"has_fulltext":true,"cited_by_count":5,"citation_normalized_percentile":{"value":0.7032301,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":"10","issue":"20","first_page":"20130716","last_page":"20130716"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9947999715805054,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9947999715805054,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11601","display_name":"Neuroscience and Neural Engineering","score":0.994700014591217,"subfield":{"id":"https://openalex.org/subfields/2804","display_name":"Cellular and Molecular Neuroscience"},"field":{"id":"https://openalex.org/fields/28","display_name":"Neuroscience"},"domain":{"id":"https://openalex.org/domains/1","display_name":"Life Sciences"}},{"id":"https://openalex.org/T13182","display_name":"Quantum-Dot Cellular Automata","score":0.9908999800682068,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/adiabatic-circuit","display_name":"Adiabatic circuit","score":0.8595471382141113},{"id":"https://openalex.org/keywords/clock-generator","display_name":"Clock generator","score":0.7227516174316406},{"id":"https://openalex.org/keywords/clock-signal","display_name":"Clock signal","score":0.6090283393859863},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.5918243527412415},{"id":"https://openalex.org/keywords/pull-up-resistor","display_name":"Pull-up resistor","score":0.5483322143554688},{"id":"https://openalex.org/keywords/clock-gating","display_name":"Clock gating","score":0.5452544689178467},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5075048804283142},{"id":"https://openalex.org/keywords/duty-cycle","display_name":"Duty cycle","score":0.48956403136253357},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.4686521887779236},{"id":"https://openalex.org/keywords/pass-transistor-logic","display_name":"Pass transistor logic","score":0.4404821991920471},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.4378882944583893},{"id":"https://openalex.org/keywords/signal","display_name":"SIGNAL (programming language)","score":0.42994609475135803},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.42387276887893677},{"id":"https://openalex.org/keywords/generator","display_name":"Generator (circuit theory)","score":0.4115780293941498},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.3814222812652588},{"id":"https://openalex.org/keywords/synchronous-circuit","display_name":"Synchronous circuit","score":0.34486693143844604},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.3198821544647217},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.3098408877849579},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.28723663091659546},{"id":"https://openalex.org/keywords/logic-family","display_name":"Logic family","score":0.2810932993888855},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.2032526433467865},{"id":"https://openalex.org/keywords/digital-electronics","display_name":"Digital electronics","score":0.12209385633468628},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.1105181872844696}],"concepts":[{"id":"https://openalex.org/C87606752","wikidata":"https://www.wikidata.org/wiki/Q4682637","display_name":"Adiabatic circuit","level":5,"score":0.8595471382141113},{"id":"https://openalex.org/C2778023540","wikidata":"https://www.wikidata.org/wiki/Q2164847","display_name":"Clock generator","level":4,"score":0.7227516174316406},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.6090283393859863},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.5918243527412415},{"id":"https://openalex.org/C61818909","wikidata":"https://www.wikidata.org/wiki/Q1987617","display_name":"Pull-up resistor","level":5,"score":0.5483322143554688},{"id":"https://openalex.org/C22716491","wikidata":"https://www.wikidata.org/wiki/Q590170","display_name":"Clock gating","level":5,"score":0.5452544689178467},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5075048804283142},{"id":"https://openalex.org/C199822604","wikidata":"https://www.wikidata.org/wiki/Q557120","display_name":"Duty cycle","level":3,"score":0.48956403136253357},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.4686521887779236},{"id":"https://openalex.org/C198521697","wikidata":"https://www.wikidata.org/wiki/Q7142438","display_name":"Pass transistor logic","level":4,"score":0.4404821991920471},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.4378882944583893},{"id":"https://openalex.org/C2779843651","wikidata":"https://www.wikidata.org/wiki/Q7390335","display_name":"SIGNAL (programming language)","level":2,"score":0.42994609475135803},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.42387276887893677},{"id":"https://openalex.org/C2780992000","wikidata":"https://www.wikidata.org/wiki/Q17016113","display_name":"Generator (circuit theory)","level":3,"score":0.4115780293941498},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.3814222812652588},{"id":"https://openalex.org/C42196554","wikidata":"https://www.wikidata.org/wiki/Q1186179","display_name":"Synchronous circuit","level":4,"score":0.34486693143844604},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.3198821544647217},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.3098408877849579},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.28723663091659546},{"id":"https://openalex.org/C162454741","wikidata":"https://www.wikidata.org/wiki/Q173359","display_name":"Logic family","level":4,"score":0.2810932993888855},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.2032526433467865},{"id":"https://openalex.org/C81843906","wikidata":"https://www.wikidata.org/wiki/Q173156","display_name":"Digital electronics","level":3,"score":0.12209385633468628},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.1105181872844696},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1587/elex.10.20130716","is_oa":true,"landing_page_url":"https://doi.org/10.1587/elex.10.20130716","pdf_url":"https://www.jstage.jst.go.jp/article/elex/10/20/10_10.20130716/_pdf","source":{"id":"https://openalex.org/S207433681","display_name":"IEICE Electronics Express","issn_l":"1349-2543","issn":["1349-2543","1349-9467"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4320800604","host_organization_name":"Institute of Electronics, Information and Communication Engineers","host_organization_lineage":["https://openalex.org/P4320800604"],"host_organization_lineage_names":["Institute of Electronics, Information and Communication Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEICE Electronics Express","raw_type":"journal-article"}],"best_oa_location":{"id":"doi:10.1587/elex.10.20130716","is_oa":true,"landing_page_url":"https://doi.org/10.1587/elex.10.20130716","pdf_url":"https://www.jstage.jst.go.jp/article/elex/10/20/10_10.20130716/_pdf","source":{"id":"https://openalex.org/S207433681","display_name":"IEICE Electronics Express","issn_l":"1349-2543","issn":["1349-2543","1349-9467"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4320800604","host_organization_name":"Institute of Electronics, Information and Communication Engineers","host_organization_lineage":["https://openalex.org/P4320800604"],"host_organization_lineage_names":["Institute of Electronics, Information and Communication Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEICE Electronics Express","raw_type":"journal-article"},"sustainable_development_goals":[{"score":0.8999999761581421,"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[{"id":"https://openalex.org/F4320322832","display_name":"University of Tokyo","ror":"https://ror.org/057zh3y96"}],"has_content":{"pdf":true,"grobid_xml":true},"content_urls":{"pdf":"https://content.openalex.org/works/W2087234551.pdf","grobid_xml":"https://content.openalex.org/works/W2087234551.grobid-xml"},"referenced_works_count":8,"referenced_works":["https://openalex.org/W1503908801","https://openalex.org/W2040320089","https://openalex.org/W2079269230","https://openalex.org/W2125517256","https://openalex.org/W2129878502","https://openalex.org/W2141485980","https://openalex.org/W2167510715","https://openalex.org/W2170191597"],"related_works":["https://openalex.org/W2169622190","https://openalex.org/W2106078580","https://openalex.org/W2224788396","https://openalex.org/W2151256709","https://openalex.org/W4238381000","https://openalex.org/W2169618112","https://openalex.org/W2125437910","https://openalex.org/W2139338465","https://openalex.org/W2496244846","https://openalex.org/W2087234551"],"abstract_inverted_index":{"To":[0],"reduce":[1],"the":[2,20,26,36,43,49,59,67],"power":[3,18,38,51,64],"dissipation":[4],"in":[5],"conventional":[6],"CMOS":[7,23],"logic":[8,24,30],"and":[9,14,73,84,88],"to":[10],"maintain":[11],"adiabatic":[12,21],"charging":[13],"discharging":[15],"with":[16,35,48,81],"low":[17],"for":[19,55],"dynamic":[22],"(ADCL),":[25],"clock":[27,45],"signal":[28,52],"of":[29,63,66],"circuits":[31],"should":[32],"be":[33],"synchronized":[34,47],"AC":[37,50],"source.":[39],"In":[40],"this":[41],"paper,":[42],"low-power":[44],"generator":[46],"is":[53],"proposed":[54],"ADCL":[56],"system.":[57],"From":[58],"simulation":[60],"result,":[61],"summation":[62],"consumption":[65],"designed":[68],"wave":[69],"shaping":[70],"circuit":[71],"(WSC)":[72],"asymmetry":[74],"duty":[75],"ratio":[76],"divider":[77],"(ADD)":[78],"was":[79],"estimated":[80],"approximately":[82],"1.197\u03bcW":[83],"58.1\u03bcW":[85],"at":[86],"3kHz":[87],"10MHz,":[89],"respectively.":[90]},"counts_by_year":[{"year":2021,"cited_by_count":1},{"year":2019,"cited_by_count":1},{"year":2017,"cited_by_count":1},{"year":2016,"cited_by_count":2}],"updated_date":"2026-07-31T08:31:51.225901","created_date":"2025-10-10T00:00:00"}