{"id":"https://openalex.org/W2070196948","doi":"https://doi.org/10.1587/elex.10.20130210","title":"A full-pipelined 2-D IDCT/IDST VLSI architecture with adaptive block-size for HEVC standard","display_name":"A full-pipelined 2-D IDCT/IDST VLSI architecture with adaptive block-size for HEVC standard","publication_year":2013,"publication_date":"2013-01-01","ids":{"openalex":"https://openalex.org/W2070196948","doi":"https://doi.org/10.1587/elex.10.20130210","mag":"2070196948"},"language":"en","primary_location":{"id":"doi:10.1587/elex.10.20130210","is_oa":true,"landing_page_url":"https://doi.org/10.1587/elex.10.20130210","pdf_url":"https://www.jstage.jst.go.jp/article/elex/10/9/10_10.20130210/_pdf","source":{"id":"https://openalex.org/S207433681","display_name":"IEICE Electronics Express","issn_l":"1349-2543","issn":["1349-2543","1349-9467"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4320800604","host_organization_name":"Institute of Electronics, Information and Communication Engineers","host_organization_lineage":["https://openalex.org/P4320800604"],"host_organization_lineage_names":["Institute of Electronics, Information and Communication Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEICE Electronics Express","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"bronze","oa_url":"https://www.jstage.jst.go.jp/article/elex/10/9/10_10.20130210/_pdf","any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5101596111","display_name":"Liang Hong","orcid":"https://orcid.org/0000-0001-7854-7215"},"institutions":[{"id":"https://openalex.org/I183067930","display_name":"Shanghai Jiao Tong University","ror":"https://ror.org/0220qvk04","country_code":"CN","type":"education","lineage":["https://openalex.org/I183067930"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Hong Liang","raw_affiliation_strings":["School of Microelectronics, Shanghai Jiao Tong University","School of Microelectronics, Shanghai Jiao Tong University#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Microelectronics, Shanghai Jiao Tong University","institution_ids":["https://openalex.org/I183067930"]},{"raw_affiliation_string":"School of Microelectronics, Shanghai Jiao Tong University#TAB#","institution_ids":["https://openalex.org/I183067930"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5101583945","display_name":"Weifeng He","orcid":"https://orcid.org/0000-0002-7753-644X"},"institutions":[{"id":"https://openalex.org/I183067930","display_name":"Shanghai Jiao Tong University","ror":"https://ror.org/0220qvk04","country_code":"CN","type":"education","lineage":["https://openalex.org/I183067930"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"He Weifeng","raw_affiliation_strings":["School of Microelectronics, Shanghai Jiao Tong University","School of Microelectronics, Shanghai Jiao Tong University#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Microelectronics, Shanghai Jiao Tong University","institution_ids":["https://openalex.org/I183067930"]},{"raw_affiliation_string":"School of Microelectronics, Shanghai Jiao Tong University#TAB#","institution_ids":["https://openalex.org/I183067930"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5101998448","display_name":"Hui Zhu","orcid":"https://orcid.org/0000-0002-2785-8379"},"institutions":[{"id":"https://openalex.org/I183067930","display_name":"Shanghai Jiao Tong University","ror":"https://ror.org/0220qvk04","country_code":"CN","type":"education","lineage":["https://openalex.org/I183067930"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Zhu Hui","raw_affiliation_strings":["School of Microelectronics, Shanghai Jiao Tong University","School of Microelectronics, Shanghai Jiao Tong University#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Microelectronics, Shanghai Jiao Tong University","institution_ids":["https://openalex.org/I183067930"]},{"raw_affiliation_string":"School of Microelectronics, Shanghai Jiao Tong University#TAB#","institution_ids":["https://openalex.org/I183067930"]}]},{"author_position":"last","author":{"id":null,"display_name":"Mao Zhigang","orcid":null},"institutions":[{"id":"https://openalex.org/I183067930","display_name":"Shanghai Jiao Tong University","ror":"https://ror.org/0220qvk04","country_code":"CN","type":"education","lineage":["https://openalex.org/I183067930"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Mao Zhigang","raw_affiliation_strings":["School of Microelectronics, Shanghai Jiao Tong University","School of Microelectronics, Shanghai Jiao Tong University#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Microelectronics, Shanghai Jiao Tong University","institution_ids":["https://openalex.org/I183067930"]},{"raw_affiliation_string":"School of Microelectronics, Shanghai Jiao Tong University#TAB#","institution_ids":["https://openalex.org/I183067930"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I183067930"],"apc_list":null,"apc_paid":null,"fwci":0.9523,"has_fulltext":true,"cited_by_count":3,"citation_normalized_percentile":{"value":0.75686321,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":"10","issue":"9","first_page":"20130210","last_page":"20130210"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10741","display_name":"Video Coding and Compression Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1711","display_name":"Signal Processing"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10741","display_name":"Video Coding and Compression Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1711","display_name":"Signal Processing"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10531","display_name":"Advanced Vision and Imaging","score":0.9944999814033508,"subfield":{"id":"https://openalex.org/subfields/1707","display_name":"Computer Vision and Pattern Recognition"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11165","display_name":"Image and Video Quality Assessment","score":0.993399977684021,"subfield":{"id":"https://openalex.org/subfields/1707","display_name":"Computer Vision and Pattern Recognition"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7952196598052979},{"id":"https://openalex.org/keywords/very-large-scale-integration","display_name":"Very-large-scale integration","score":0.6772307753562927},{"id":"https://openalex.org/keywords/coding","display_name":"Coding (social sciences)","score":0.6630935072898865},{"id":"https://openalex.org/keywords/block-size","display_name":"Block size","score":0.6119322180747986},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.5300459861755371},{"id":"https://openalex.org/keywords/block","display_name":"Block (permutation group theory)","score":0.524587094783783},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.4986236095428467},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.49170929193496704},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.41931772232055664},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3013765215873718},{"id":"https://openalex.org/keywords/key","display_name":"Key (lock)","score":0.08452427387237549},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.08159264922142029}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7952196598052979},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.6772307753562927},{"id":"https://openalex.org/C179518139","wikidata":"https://www.wikidata.org/wiki/Q5140297","display_name":"Coding (social sciences)","level":2,"score":0.6630935072898865},{"id":"https://openalex.org/C41431624","wikidata":"https://www.wikidata.org/wiki/Q1053357","display_name":"Block size","level":3,"score":0.6119322180747986},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.5300459861755371},{"id":"https://openalex.org/C2777210771","wikidata":"https://www.wikidata.org/wiki/Q4927124","display_name":"Block (permutation group theory)","level":2,"score":0.524587094783783},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4986236095428467},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.49170929193496704},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.41931772232055664},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3013765215873718},{"id":"https://openalex.org/C26517878","wikidata":"https://www.wikidata.org/wiki/Q228039","display_name":"Key (lock)","level":2,"score":0.08452427387237549},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.08159264922142029},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.0},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0},{"id":"https://openalex.org/C38652104","wikidata":"https://www.wikidata.org/wiki/Q3510521","display_name":"Computer security","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1587/elex.10.20130210","is_oa":true,"landing_page_url":"https://doi.org/10.1587/elex.10.20130210","pdf_url":"https://www.jstage.jst.go.jp/article/elex/10/9/10_10.20130210/_pdf","source":{"id":"https://openalex.org/S207433681","display_name":"IEICE Electronics Express","issn_l":"1349-2543","issn":["1349-2543","1349-9467"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4320800604","host_organization_name":"Institute of Electronics, Information and Communication Engineers","host_organization_lineage":["https://openalex.org/P4320800604"],"host_organization_lineage_names":["Institute of Electronics, Information and Communication Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEICE Electronics Express","raw_type":"journal-article"}],"best_oa_location":{"id":"doi:10.1587/elex.10.20130210","is_oa":true,"landing_page_url":"https://doi.org/10.1587/elex.10.20130210","pdf_url":"https://www.jstage.jst.go.jp/article/elex/10/9/10_10.20130210/_pdf","source":{"id":"https://openalex.org/S207433681","display_name":"IEICE Electronics Express","issn_l":"1349-2543","issn":["1349-2543","1349-9467"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4320800604","host_organization_name":"Institute of Electronics, Information and Communication Engineers","host_organization_lineage":["https://openalex.org/P4320800604"],"host_organization_lineage_names":["Institute of Electronics, Information and Communication Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEICE Electronics Express","raw_type":"journal-article"},"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":true,"pdf":true},"content_urls":{"pdf":"https://content.openalex.org/works/W2070196948.pdf","grobid_xml":"https://content.openalex.org/works/W2070196948.grobid-xml"},"referenced_works_count":10,"referenced_works":["https://openalex.org/W1969665649","https://openalex.org/W1971455233","https://openalex.org/W1983730130","https://openalex.org/W2005330886","https://openalex.org/W2082301295","https://openalex.org/W2089133289","https://openalex.org/W2140199336","https://openalex.org/W2146395539","https://openalex.org/W2153010305","https://openalex.org/W2291416717"],"related_works":["https://openalex.org/W2077189200","https://openalex.org/W2393136772","https://openalex.org/W2034018922","https://openalex.org/W768788828","https://openalex.org/W53339341","https://openalex.org/W4386229429","https://openalex.org/W3016449295","https://openalex.org/W2134640991","https://openalex.org/W3027318491","https://openalex.org/W2484416673"],"abstract_inverted_index":{"High":[0],"Efficiency":[1],"Video":[2],"Coding":[3],"(HEVC)":[4],"is":[5,28,80,91],"the":[6,31,62,67,70,77,88,116],"currently":[7],"developing":[8],"video":[9,102],"coding":[10],"standard":[11,27],"beyond":[12],"H.264/AVC.":[13],"In":[14,108],"this":[15],"paper,":[16],"a":[17,112],"full":[18],"pipelined":[19],"2-D":[20],"IDCT/IDST":[21,98],"VLSI":[22],"architecture":[23,36,68,90],"compatible":[24],"with":[25,95],"HEVC":[26,97],"presented":[29],"for":[30,115],"first":[32],"time.":[33],"The":[34],"proposed":[35,89],"supports":[37],"adaptive":[38],"block":[39],"size":[40],"IDCT":[41],"from":[42],"4\u00d74":[43],"to":[44,93],"32\u00d732":[45],"pixels":[46],"as":[47,49],"well":[48],"IDST":[50],"while":[51],"keeping":[52],"nearly":[53],"100%":[54],"hardware":[55,78],"utilization.":[56],"Using":[57],"SMIC":[58],"65nm":[59],"1P9M":[60],"technology,":[61],"synthesis":[63],"results":[64,85],"show":[65,86],"that":[66,87],"achieves":[69],"maximum":[71],"work":[72],"frequency":[73],"at":[74,104],"480MHz":[75],"and":[76],"cost":[79],"about":[81],"115.8K":[82],"Gates.":[83],"Experimental":[84],"able":[92],"deal":[94],"real-time":[96],"of":[99],"4K\u00d72K":[100],"(4096\u00d72048)@30fps":[101],"sequence":[103],"171MHz":[105],"in":[106],"average.":[107],"consequence,":[109],"it":[110],"offers":[111],"cost-effective":[113],"solution":[114],"future":[117],"UHDTV":[118],"applications.":[119]},"counts_by_year":[{"year":2016,"cited_by_count":1},{"year":2015,"cited_by_count":1},{"year":2014,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}