{"id":"https://openalex.org/W4410007775","doi":"https://doi.org/10.1561/1000000063-3","title":"Evaluating Large Language Models for Automatic Register Transfer Logic Generation for Combinational Circuits via High-Level Synthesis","display_name":"Evaluating Large Language Models for Automatic Register Transfer Logic Generation for Combinational Circuits via High-Level Synthesis","publication_year":2025,"publication_date":"2025-01-05","ids":{"openalex":"https://openalex.org/W4410007775","doi":"https://doi.org/10.1561/1000000063-3"},"language":"en","primary_location":{"id":"doi:10.1561/1000000063-3","is_oa":false,"landing_page_url":"https://doi.org/10.1561/1000000063-3","pdf_url":null,"source":{"id":"https://openalex.org/S138962964","display_name":"Foundations and Trends\u00ae in Electronic Design Automation","issn_l":"1551-3939","issn":["1551-3939","1551-3947"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310318575","host_organization_name":"Now Publishers","host_organization_lineage":["https://openalex.org/P4310318575"],"host_organization_lineage_names":["Now Publishers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Foundations and Trends\u00ae in Electronic Design Automation","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5107733495","display_name":"Sneha Swaroopa","orcid":null},"institutions":[{"id":"https://openalex.org/I145894827","display_name":"Indian Institute of Technology Kharagpur","ror":"https://ror.org/03w5sq511","country_code":"IN","type":"education","lineage":["https://openalex.org/I145894827"]}],"countries":["IN"],"is_corresponding":true,"raw_author_name":"Sneha Swaroopa","raw_affiliation_strings":["Indian Institute of Technology Kharagpur ,"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Indian Institute of Technology Kharagpur ,","institution_ids":["https://openalex.org/I145894827"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5077271082","display_name":"Rijoy Mukherjee","orcid":"https://orcid.org/0000-0002-8432-3418"},"institutions":[{"id":"https://openalex.org/I145894827","display_name":"Indian Institute of Technology Kharagpur","ror":"https://ror.org/03w5sq511","country_code":"IN","type":"education","lineage":["https://openalex.org/I145894827"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Rijoy Mukherjee","raw_affiliation_strings":["Indian Institute of Technology Kharagpur ,"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Indian Institute of Technology Kharagpur ,","institution_ids":["https://openalex.org/I145894827"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5114353616","display_name":"Anushka Debnath","orcid":null},"institutions":[{"id":"https://openalex.org/I155837530","display_name":"National Institute of Technology Durgapur","ror":"https://ror.org/04ds0jm32","country_code":"IN","type":"education","lineage":["https://openalex.org/I155837530"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Anushka Debnath","raw_affiliation_strings":["National Institute of Technology Durgapur ,"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"National Institute of Technology Durgapur ,","institution_ids":["https://openalex.org/I155837530"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5049426113","display_name":"Rajat Subhra Chakraborty","orcid":"https://orcid.org/0000-0003-3588-163X"},"institutions":[{"id":"https://openalex.org/I145894827","display_name":"Indian Institute of Technology Kharagpur","ror":"https://ror.org/03w5sq511","country_code":"IN","type":"education","lineage":["https://openalex.org/I145894827"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Rajat Subhra Chakraborty","raw_affiliation_strings":["Indian Institute of Technology Kharagpur ,"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Indian Institute of Technology Kharagpur ,","institution_ids":["https://openalex.org/I145894827"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5107733495"],"corresponding_institution_ids":["https://openalex.org/I145894827"],"apc_list":null,"apc_paid":null,"fwci":3.5202,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.90738523,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":91,"max":98},"biblio":{"volume":"14","issue":"4","first_page":"295","last_page":"314"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10743","display_name":"Software Testing and Debugging Techniques","score":0.8422999978065491,"subfield":{"id":"https://openalex.org/subfields/1712","display_name":"Software"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10743","display_name":"Software Testing and Debugging Techniques","score":0.8422999978065491,"subfield":{"id":"https://openalex.org/subfields/1712","display_name":"Software"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.8373000025749207,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11450","display_name":"Model-Driven Software Engineering Techniques","score":0.83160001039505,"subfield":{"id":"https://openalex.org/subfields/1712","display_name":"Software"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/register-transfer-level","display_name":"Register-transfer level","score":0.7937344312667847},{"id":"https://openalex.org/keywords/combinational-logic","display_name":"Combinational logic","score":0.6826150417327881},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6602005958557129},{"id":"https://openalex.org/keywords/high-level-synthesis","display_name":"High-level synthesis","score":0.5656464695930481},{"id":"https://openalex.org/keywords/register","display_name":"Register (sociolinguistics)","score":0.4229361116886139},{"id":"https://openalex.org/keywords/sequential-logic","display_name":"Sequential logic","score":0.4182673394680023},{"id":"https://openalex.org/keywords/transfer","display_name":"Transfer (computing)","score":0.41040870547294617},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.39295658469200134},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.37585657835006714},{"id":"https://openalex.org/keywords/arithmetic","display_name":"Arithmetic","score":0.3707536458969116},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.33280128240585327},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.2985886335372925},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.29159337282180786},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.26744961738586426},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.2477545440196991},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.16299110651016235},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.11936792731285095}],"concepts":[{"id":"https://openalex.org/C34854456","wikidata":"https://www.wikidata.org/wiki/Q1484552","display_name":"Register-transfer level","level":4,"score":0.7937344312667847},{"id":"https://openalex.org/C81409106","wikidata":"https://www.wikidata.org/wiki/Q76505","display_name":"Combinational logic","level":3,"score":0.6826150417327881},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6602005958557129},{"id":"https://openalex.org/C58013763","wikidata":"https://www.wikidata.org/wiki/Q5754574","display_name":"High-level synthesis","level":3,"score":0.5656464695930481},{"id":"https://openalex.org/C2779235478","wikidata":"https://www.wikidata.org/wiki/Q286576","display_name":"Register (sociolinguistics)","level":2,"score":0.4229361116886139},{"id":"https://openalex.org/C187075797","wikidata":"https://www.wikidata.org/wiki/Q173245","display_name":"Sequential logic","level":3,"score":0.4182673394680023},{"id":"https://openalex.org/C2776175482","wikidata":"https://www.wikidata.org/wiki/Q1195816","display_name":"Transfer (computing)","level":2,"score":0.41040870547294617},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.39295658469200134},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.37585657835006714},{"id":"https://openalex.org/C94375191","wikidata":"https://www.wikidata.org/wiki/Q11205","display_name":"Arithmetic","level":1,"score":0.3707536458969116},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.33280128240585327},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.2985886335372925},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.29159337282180786},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.26744961738586426},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.2477545440196991},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.16299110651016235},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.11936792731285095},{"id":"https://openalex.org/C41895202","wikidata":"https://www.wikidata.org/wiki/Q8162","display_name":"Linguistics","level":1,"score":0.0},{"id":"https://openalex.org/C138885662","wikidata":"https://www.wikidata.org/wiki/Q5891","display_name":"Philosophy","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1561/1000000063-3","is_oa":false,"landing_page_url":"https://doi.org/10.1561/1000000063-3","pdf_url":null,"source":{"id":"https://openalex.org/S138962964","display_name":"Foundations and Trends\u00ae in Electronic Design Automation","issn_l":"1551-3939","issn":["1551-3939","1551-3947"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310318575","host_organization_name":"Now Publishers","host_organization_lineage":["https://openalex.org/P4310318575"],"host_organization_lineage_names":["Now Publishers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Foundations and Trends\u00ae in Electronic Design Automation","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":12,"referenced_works":["https://openalex.org/W2166029537","https://openalex.org/W4224265992","https://openalex.org/W4388040405","https://openalex.org/W4391681217","https://openalex.org/W4392405447","https://openalex.org/W4392544408","https://openalex.org/W4392972103","https://openalex.org/W4393305455","https://openalex.org/W4402194438","https://openalex.org/W4403024085","https://openalex.org/W4403024095","https://openalex.org/W4403024120"],"related_works":["https://openalex.org/W573124066","https://openalex.org/W573531811","https://openalex.org/W818963952","https://openalex.org/W2386022279","https://openalex.org/W4241206086","https://openalex.org/W2071237164","https://openalex.org/W1603944672","https://openalex.org/W1964556228","https://openalex.org/W2083793411","https://openalex.org/W1621928919"],"abstract_inverted_index":{"The":[0],"ever-growing":[1],"popularity":[2],"of":[3,27,71,96,113,134,166,175,183],"large":[4],"language":[5],"models":[6],"(LLMs)":[7],"has":[8,21],"resulted":[9],"in":[10,43,73,89,173,185],"their":[11],"increasing":[12],"adoption":[13],"for":[14,101,106,118,143],"hardware":[15,32],"design":[16,33],"and":[17,148],"verification.":[18],"Prior":[19],"research":[20],"attempted":[22],"to":[23,29,63,68,125],"9jSS\u0398SS":[24],"the":[25,86,94,132,139,149],"capability":[26],"LLMs":[28,55,172],"automate":[30],"digital":[31],"by":[34,123,171],"producing":[35],"superior-quality":[36],"Register":[37],"Transfer":[38],"Logic":[39],"(RTL)":[40],"descriptions,":[41],"particularly":[42],"Verilog.":[44],"However,":[45],"these":[46],"tests":[47],"have":[48,130],"revealed":[49],"that":[50,157],"Verilog":[51,103,127,168],"code":[52,116],"production":[53],"using":[54,138],"at":[56],"current":[57],"state-of-the-art":[58],"lack":[59],"sufficient":[60],"functional":[61,177],"correctness":[62,178],"be":[64],"practically":[65],"viable,":[66],"compared":[67],"automatic":[69,111],"generation":[70,105,112,170],"programs":[72],"general-purpose":[74],"programming":[75],"languages":[76],"such":[77],"as":[78,85],"C,":[79],"C++,":[80],"Python,":[81],"etc.":[82],"With":[83],"this":[84,90],"key":[87],"insight,":[88],"work":[91],"we":[92],"assess":[93],"performance":[95,133],"a":[97,181],"two-stage":[98],"software":[99],"pipeline":[100],"automated":[102],"RTL":[104,169],"combinational":[107],"circuits:":[108],"LLM":[109],"based":[110],"annotated":[114],"C++":[115],"suitable":[117],"high-level":[119],"synthesis":[120],"(HLS),":[121],"followed":[122],"HLS":[124,151],"generate":[126],"RTL.":[128],"We":[129],"benchmarked":[131],"our":[135,158],"proposed":[136,164],"scheme":[137],"open-source":[140],"VerilogEval":[141],"dataset,":[142],"four":[144],"different":[145],"industry-scale":[146],"LLMs,":[147],"Vitis":[150],"tool.":[152],"Our":[153],"experimental":[154],"results":[155],"demonstrate":[156],"two-step":[159],"technique":[160],"substantially":[161],"outperforms":[162],"previous":[163],"techniques":[165],"direct":[167],"terms":[174],"average":[176],"rates,":[179],"reaching":[180],"score":[182],"0.86":[184],"pass@l":[186],"metric.":[187]},"counts_by_year":[{"year":2026,"cited_by_count":1},{"year":2025,"cited_by_count":1}],"updated_date":"2026-06-06T09:05:17.133730","created_date":"2025-10-10T00:00:00"}