{"id":"https://openalex.org/W2794154604","doi":"https://doi.org/10.15439/2017km41","title":"Application of ASIP in Embedded Design with Optimized Clock Management","display_name":"Application of ASIP in Embedded Design with Optimized Clock Management","publication_year":2018,"publication_date":"2018-01-29","ids":{"openalex":"https://openalex.org/W2794154604","doi":"https://doi.org/10.15439/2017km41","mag":"2794154604"},"language":"en","primary_location":{"id":"doi:10.15439/2017km41","is_oa":true,"landing_page_url":"https://doi.org/10.15439/2017km41","pdf_url":"https://annals-csis.org/proceedings/icitkm2017/drp/pdf/41.pdf","source":{"id":"https://openalex.org/S4220651875","display_name":"Annals of Computer Science and Information Systems","issn_l":"2300-5963","issn":["2300-5963"],"is_oa":true,"is_in_doaj":true,"is_core":false,"host_organization":"https://openalex.org/P4310317484","host_organization_name":"Polskie Towarzystwo Informatyczne","host_organization_lineage":["https://openalex.org/P4310317484"],"host_organization_lineage_names":["Polskie Towarzystwo Informatyczne"],"type":"conference"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Annals of Computer Science and Information Systems","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref","doaj"],"open_access":{"is_oa":true,"oa_status":"diamond","oa_url":"https://annals-csis.org/proceedings/icitkm2017/drp/pdf/41.pdf","any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5076348004","display_name":"Mood Venkanna","orcid":null},"institutions":[{"id":"https://openalex.org/I8975392","display_name":"Osmania University","ror":"https://ror.org/030sjb889","country_code":"IN","type":"education","lineage":["https://openalex.org/I8975392"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Mood Venkanna","raw_affiliation_strings":["Electronics and Communication Engineering, University College of Engineering, Osmania University, India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Electronics and Communication Engineering, University College of Engineering, Osmania University, India","institution_ids":["https://openalex.org/I8975392"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5112027392","display_name":"Rameshwar Rao","orcid":null},"institutions":[{"id":"https://openalex.org/I8975392","display_name":"Osmania University","ror":"https://ror.org/030sjb889","country_code":"IN","type":"education","lineage":["https://openalex.org/I8975392"]}],"countries":["IN"],"is_corresponding":true,"raw_author_name":"Rameshwar Rao","raw_affiliation_strings":["Electronics and Communication Engineering, University College of Engineering, Osmania University, India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Electronics and Communication Engineering, University College of Engineering, Osmania University, India","institution_ids":["https://openalex.org/I8975392"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5111981519","display_name":"P. Chandra Sekhar","orcid":null},"institutions":[{"id":"https://openalex.org/I8975392","display_name":"Osmania University","ror":"https://ror.org/030sjb889","country_code":"IN","type":"education","lineage":["https://openalex.org/I8975392"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"P. Chandra Sekhar","raw_affiliation_strings":["Electronics and Communication Engineering, University College of Engineering, Osmania University, India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Electronics and Communication Engineering, University College of Engineering, Osmania University, India","institution_ids":["https://openalex.org/I8975392"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":["https://openalex.org/A5112027392"],"corresponding_institution_ids":["https://openalex.org/I8975392"],"apc_list":null,"apc_paid":null,"fwci":0.4406,"has_fulltext":true,"cited_by_count":2,"citation_normalized_percentile":{"value":0.47758057,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":94,"max":96},"biblio":{"volume":"14","issue":null,"first_page":"159","last_page":"163"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8114727139472961},{"id":"https://openalex.org/keywords/energy-consumption","display_name":"Energy consumption","score":0.6089824438095093},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.6034383177757263},{"id":"https://openalex.org/keywords/flexibility","display_name":"Flexibility (engineering)","score":0.5973227620124817},{"id":"https://openalex.org/keywords/integrated-circuit-design","display_name":"Integrated circuit design","score":0.4849403202533722},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.4804224967956543},{"id":"https://openalex.org/keywords/clock-gating","display_name":"Clock gating","score":0.4539106786251068},{"id":"https://openalex.org/keywords/processor-design","display_name":"Processor design","score":0.4495604336261749},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.4486249089241028},{"id":"https://openalex.org/keywords/instruction-set","display_name":"Instruction set","score":0.43985825777053833},{"id":"https://openalex.org/keywords/low-power-electronics","display_name":"Low-power electronics","score":0.42664748430252075},{"id":"https://openalex.org/keywords/design-flow","display_name":"Design flow","score":0.41625893115997314},{"id":"https://openalex.org/keywords/power-consumption","display_name":"Power consumption","score":0.333577036857605},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.33298811316490173},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.24990928173065186},{"id":"https://openalex.org/keywords/clock-skew","display_name":"Clock skew","score":0.09014320373535156},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.08905625343322754}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8114727139472961},{"id":"https://openalex.org/C2780165032","wikidata":"https://www.wikidata.org/wiki/Q16869822","display_name":"Energy consumption","level":2,"score":0.6089824438095093},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.6034383177757263},{"id":"https://openalex.org/C2780598303","wikidata":"https://www.wikidata.org/wiki/Q65921492","display_name":"Flexibility (engineering)","level":2,"score":0.5973227620124817},{"id":"https://openalex.org/C74524168","wikidata":"https://www.wikidata.org/wiki/Q1074539","display_name":"Integrated circuit design","level":2,"score":0.4849403202533722},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.4804224967956543},{"id":"https://openalex.org/C22716491","wikidata":"https://www.wikidata.org/wiki/Q590170","display_name":"Clock gating","level":5,"score":0.4539106786251068},{"id":"https://openalex.org/C526435321","wikidata":"https://www.wikidata.org/wiki/Q1303814","display_name":"Processor design","level":2,"score":0.4495604336261749},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4486249089241028},{"id":"https://openalex.org/C202491316","wikidata":"https://www.wikidata.org/wiki/Q272683","display_name":"Instruction set","level":2,"score":0.43985825777053833},{"id":"https://openalex.org/C117551214","wikidata":"https://www.wikidata.org/wiki/Q6692774","display_name":"Low-power electronics","level":4,"score":0.42664748430252075},{"id":"https://openalex.org/C37135326","wikidata":"https://www.wikidata.org/wiki/Q931942","display_name":"Design flow","level":2,"score":0.41625893115997314},{"id":"https://openalex.org/C2984118289","wikidata":"https://www.wikidata.org/wiki/Q29954","display_name":"Power consumption","level":3,"score":0.333577036857605},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.33298811316490173},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.24990928173065186},{"id":"https://openalex.org/C60501442","wikidata":"https://www.wikidata.org/wiki/Q4382014","display_name":"Clock skew","level":4,"score":0.09014320373535156},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.08905625343322754},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.0},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.0},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.15439/2017km41","is_oa":true,"landing_page_url":"https://doi.org/10.15439/2017km41","pdf_url":"https://annals-csis.org/proceedings/icitkm2017/drp/pdf/41.pdf","source":{"id":"https://openalex.org/S4220651875","display_name":"Annals of Computer Science and Information Systems","issn_l":"2300-5963","issn":["2300-5963"],"is_oa":true,"is_in_doaj":true,"is_core":false,"host_organization":"https://openalex.org/P4310317484","host_organization_name":"Polskie Towarzystwo Informatyczne","host_organization_lineage":["https://openalex.org/P4310317484"],"host_organization_lineage_names":["Polskie Towarzystwo Informatyczne"],"type":"conference"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Annals of Computer Science and Information Systems","raw_type":"proceedings-article"},{"id":"pmh:oai:doaj.org/article:ddd97cc312a74c988178abbb93f1d40a","is_oa":false,"landing_page_url":"https://doaj.org/article/ddd97cc312a74c988178abbb93f1d40a","pdf_url":null,"source":{"id":"https://openalex.org/S4306401280","display_name":"DOAJ (DOAJ: Directory of Open Access Journals)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"Annals of computer science and information systems, Vol 14, Pp 159-163 (2017)","raw_type":"article"}],"best_oa_location":{"id":"doi:10.15439/2017km41","is_oa":true,"landing_page_url":"https://doi.org/10.15439/2017km41","pdf_url":"https://annals-csis.org/proceedings/icitkm2017/drp/pdf/41.pdf","source":{"id":"https://openalex.org/S4220651875","display_name":"Annals of Computer Science and Information Systems","issn_l":"2300-5963","issn":["2300-5963"],"is_oa":true,"is_in_doaj":true,"is_core":false,"host_organization":"https://openalex.org/P4310317484","host_organization_name":"Polskie Towarzystwo Informatyczne","host_organization_lineage":["https://openalex.org/P4310317484"],"host_organization_lineage_names":["Polskie Towarzystwo Informatyczne"],"type":"conference"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Annals of Computer Science and Information Systems","raw_type":"proceedings-article"},"sustainable_development_goals":[{"score":0.5799999833106995,"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"grobid_xml":true,"pdf":true},"content_urls":{"pdf":"https://content.openalex.org/works/W2794154604.pdf","grobid_xml":"https://content.openalex.org/works/W2794154604.grobid-xml"},"referenced_works_count":21,"referenced_works":["https://openalex.org/W1786408328","https://openalex.org/W1967575124","https://openalex.org/W1979064246","https://openalex.org/W2041121698","https://openalex.org/W2088071292","https://openalex.org/W2099731629","https://openalex.org/W2107450441","https://openalex.org/W2110356109","https://openalex.org/W2120312529","https://openalex.org/W2121156724","https://openalex.org/W2129540432","https://openalex.org/W2131049205","https://openalex.org/W2132605419","https://openalex.org/W2135839110","https://openalex.org/W2149052625","https://openalex.org/W2404033920","https://openalex.org/W2543071820","https://openalex.org/W4229745793","https://openalex.org/W4245165223","https://openalex.org/W4245498348","https://openalex.org/W4251013638"],"related_works":["https://openalex.org/W4253195573","https://openalex.org/W2020934033","https://openalex.org/W3127845477","https://openalex.org/W2135374417","https://openalex.org/W1483326596","https://openalex.org/W2421981162","https://openalex.org/W2938543345","https://openalex.org/W2052583367","https://openalex.org/W2121364018","https://openalex.org/W1502098592"],"abstract_inverted_index":{"As":[0],"the":[1,16,30,48,97,113],"demand":[2],"for":[3,47,134,138,158],"high":[4],"performance":[5,62,101],"computing":[6],"increases,":[7],"new":[8,22],"approaches":[9],"have":[10,24],"to":[11,14,25,28,40,44,51,83],"be":[12,26,45],"found":[13],"automate":[15],"design":[17,36,73,94],"of":[18,148,152,156],"embedded":[19],"processors.":[20],"Simultaneously,":[21],"tools":[23],"developed":[27],"short":[29],"execution":[31],"time":[32,39],"consumption,":[33,58],"and":[34,61,74,102,118,141],"simpler":[35],"resulting":[37],"in":[38,55,67,154],"market.":[41],"These":[42],"are":[43],"applied":[46],"system":[49],"architecture":[50],"achieve":[52],"rapid":[53],"exploration":[54],"on":[56,91],"power":[57],"chip":[59],"area,":[60],"constraints.":[63],"This":[64],"enables":[65],"interest":[66],"Application":[68],"Specific":[69],"Instruction":[70],"Processors":[71],"(ASIPs)":[72],"application":[75],"considerably.":[76],"It":[77],"has":[78],"higher":[79],"flexibility":[80],"as":[81,104,106],"compared":[82],"dedicated":[84],"hardware.":[85],"The":[86,129],"current":[87],"case":[88],"study":[89],"focuses":[90],"an":[92],"ASIP":[93,137],"methodology":[95],"considering":[96],"classical":[98],"parameters":[99],"computational":[100],"area":[103],"well":[105],"energy":[107,157],"consumption":[108],"simultaneously.":[109],"In":[110],"this":[111],"paper,":[112],"clock":[114],"gating":[115],"is":[116,122,132],"analyzed":[117],"designed.":[119],"Further":[120],"it":[121],"optimized":[123],"using":[124],"Fast":[125],"genetic":[126],"algorithm":[127],"(FastGA).":[128],"optimization":[130],"result":[131],"shown":[133],"ICORE":[135],"(ISS-core)":[136],"DVB-T":[139],"acquisition":[140],"tracking":[142],"algorithms.":[143],"Observation":[144],"shows":[145],"a":[146],"potential":[147],"about":[149],"one":[150],"order":[151],"magnitude":[153],"savings":[155],"optimization.":[159]},"counts_by_year":[{"year":2018,"cited_by_count":2}],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}