{"id":"https://openalex.org/W2151943789","doi":"https://doi.org/10.15439/2014f673","title":"FPGA Verification Module","display_name":"FPGA Verification Module","publication_year":2014,"publication_date":"2014-09-29","ids":{"openalex":"https://openalex.org/W2151943789","doi":"https://doi.org/10.15439/2014f673","mag":"2151943789"},"language":"en","primary_location":{"id":"doi:10.15439/2014f673","is_oa":true,"landing_page_url":"https://doi.org/10.15439/2014f673","pdf_url":"https://annals-csis.org/proceedings/2014/pliks/673.pdf","source":{"id":"https://openalex.org/S4220651875","display_name":"Annals of Computer Science and Information Systems","issn_l":"2300-5963","issn":["2300-5963"],"is_oa":true,"is_in_doaj":true,"is_core":false,"host_organization":"https://openalex.org/P4310317484","host_organization_name":"Polskie Towarzystwo Informatyczne","host_organization_lineage":["https://openalex.org/P4310317484"],"host_organization_lineage_names":["Polskie Towarzystwo Informatyczne"],"type":"conference"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Annals of Computer Science and Information Systems","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref","doaj"],"open_access":{"is_oa":true,"oa_status":"diamond","oa_url":"https://annals-csis.org/proceedings/2014/pliks/673.pdf","any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5075881204","display_name":"Ivan Aleksi","orcid":"https://orcid.org/0000-0002-6027-7736"},"institutions":[{"id":"https://openalex.org/I51314090","display_name":"University of Osijek","ror":"https://ror.org/05sw4wc49","country_code":"HR","type":"education","lineage":["https://openalex.org/I51314090"]}],"countries":["HR"],"is_corresponding":false,"raw_author_name":"Ivan Aleksi","raw_affiliation_strings":["University of Osijek, Faculty of Electrical Engineering"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Osijek, Faculty of Electrical Engineering","institution_ids":["https://openalex.org/I51314090"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5081904098","display_name":"\u017deljko Hocenski","orcid":"https://orcid.org/0000-0002-8095-3690"},"institutions":[{"id":"https://openalex.org/I51314090","display_name":"University of Osijek","ror":"https://ror.org/05sw4wc49","country_code":"HR","type":"education","lineage":["https://openalex.org/I51314090"]}],"countries":["HR"],"is_corresponding":false,"raw_author_name":"\u017deljko Hocenski","raw_affiliation_strings":["University of Osijek, Faculty of Electrical Engineering"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Osijek, Faculty of Electrical Engineering","institution_ids":["https://openalex.org/I51314090"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I51314090"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":true,"cited_by_count":0,"citation_normalized_percentile":{"value":0.24853801,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"4","issue":null,"first_page":"9","last_page":"12"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11283","display_name":"Experimental Learning in Engineering","score":0.9986000061035156,"subfield":{"id":"https://openalex.org/subfields/2214","display_name":"Media Technology"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11283","display_name":"Experimental Learning in Engineering","score":0.9986000061035156,"subfield":{"id":"https://openalex.org/subfields/2214","display_name":"Media Technology"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T13292","display_name":"Embedded Systems and FPGA Applications","score":0.9983000159263611,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9934999942779541,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/debugging","display_name":"Debugging","score":0.874825119972229},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.8427523374557495},{"id":"https://openalex.org/keywords/vhdl","display_name":"VHDL","score":0.8311494588851929},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.78504878282547},{"id":"https://openalex.org/keywords/hardware-description-language","display_name":"Hardware description language","score":0.6452533006668091},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5275166630744934},{"id":"https://openalex.org/keywords/fpga-prototype","display_name":"FPGA prototype","score":0.49155864119529724},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.46173322200775146},{"id":"https://openalex.org/keywords/debugger","display_name":"Debugger","score":0.46167728304862976},{"id":"https://openalex.org/keywords/set","display_name":"Set (abstract data type)","score":0.42672911286354065},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.39961692690849304},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.3865427076816559},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.339499294757843}],"concepts":[{"id":"https://openalex.org/C168065819","wikidata":"https://www.wikidata.org/wiki/Q845566","display_name":"Debugging","level":2,"score":0.874825119972229},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.8427523374557495},{"id":"https://openalex.org/C36941000","wikidata":"https://www.wikidata.org/wiki/Q209455","display_name":"VHDL","level":3,"score":0.8311494588851929},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.78504878282547},{"id":"https://openalex.org/C42143788","wikidata":"https://www.wikidata.org/wiki/Q173341","display_name":"Hardware description language","level":3,"score":0.6452533006668091},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5275166630744934},{"id":"https://openalex.org/C203864433","wikidata":"https://www.wikidata.org/wiki/Q5426992","display_name":"FPGA prototype","level":3,"score":0.49155864119529724},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.46173322200775146},{"id":"https://openalex.org/C2778485113","wikidata":"https://www.wikidata.org/wiki/Q193231","display_name":"Debugger","level":3,"score":0.46167728304862976},{"id":"https://openalex.org/C177264268","wikidata":"https://www.wikidata.org/wiki/Q1514741","display_name":"Set (abstract data type)","level":2,"score":0.42672911286354065},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.39961692690849304},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3865427076816559},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.339499294757843}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.15439/2014f673","is_oa":true,"landing_page_url":"https://doi.org/10.15439/2014f673","pdf_url":"https://annals-csis.org/proceedings/2014/pliks/673.pdf","source":{"id":"https://openalex.org/S4220651875","display_name":"Annals of Computer Science and Information Systems","issn_l":"2300-5963","issn":["2300-5963"],"is_oa":true,"is_in_doaj":true,"is_core":false,"host_organization":"https://openalex.org/P4310317484","host_organization_name":"Polskie Towarzystwo Informatyczne","host_organization_lineage":["https://openalex.org/P4310317484"],"host_organization_lineage_names":["Polskie Towarzystwo Informatyczne"],"type":"conference"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Annals of Computer Science and Information Systems","raw_type":"proceedings-article"},{"id":"pmh:oai:doaj.org/article:e73040ba31a44406a090227538c3fa14","is_oa":false,"landing_page_url":"https://doaj.org/article/e73040ba31a44406a090227538c3fa14","pdf_url":null,"source":{"id":"https://openalex.org/S4306401280","display_name":"DOAJ (DOAJ: Directory of Open Access Journals)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"Annals of computer science and information systems, Vol 2, Pp 9-12 (2014)","raw_type":"article"}],"best_oa_location":{"id":"doi:10.15439/2014f673","is_oa":true,"landing_page_url":"https://doi.org/10.15439/2014f673","pdf_url":"https://annals-csis.org/proceedings/2014/pliks/673.pdf","source":{"id":"https://openalex.org/S4220651875","display_name":"Annals of Computer Science and Information Systems","issn_l":"2300-5963","issn":["2300-5963"],"is_oa":true,"is_in_doaj":true,"is_core":false,"host_organization":"https://openalex.org/P4310317484","host_organization_name":"Polskie Towarzystwo Informatyczne","host_organization_lineage":["https://openalex.org/P4310317484"],"host_organization_lineage_names":["Polskie Towarzystwo Informatyczne"],"type":"conference"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Annals of Computer Science and Information Systems","raw_type":"proceedings-article"},"sustainable_development_goals":[{"display_name":"Quality Education","id":"https://metadata.un.org/sdg/4","score":0.5099999904632568}],"awards":[],"funders":[],"has_content":{"grobid_xml":true,"pdf":true},"content_urls":{"pdf":"https://content.openalex.org/works/W2151943789.pdf","grobid_xml":"https://content.openalex.org/works/W2151943789.grobid-xml"},"referenced_works_count":18,"referenced_works":["https://openalex.org/W653070516","https://openalex.org/W1524053243","https://openalex.org/W1533978867","https://openalex.org/W2007237201","https://openalex.org/W2124161358","https://openalex.org/W2139703237","https://openalex.org/W2143198326","https://openalex.org/W2146877239","https://openalex.org/W2149090812","https://openalex.org/W2151682222","https://openalex.org/W2152074211","https://openalex.org/W2155669870","https://openalex.org/W2158438433","https://openalex.org/W2167119551","https://openalex.org/W4252958905","https://openalex.org/W6621743665","https://openalex.org/W6678760615","https://openalex.org/W6681778032"],"related_works":["https://openalex.org/W2800641345","https://openalex.org/W2886673879","https://openalex.org/W564953056","https://openalex.org/W2061184006","https://openalex.org/W2381239448","https://openalex.org/W4236910510","https://openalex.org/W2092932442","https://openalex.org/W2543963479","https://openalex.org/W1751798423","https://openalex.org/W2583000271"],"abstract_inverted_index":{"This":[0],"paper":[1],"addresses":[2],"verification":[3,71],"and":[4,25,61,66,70,79],"debugging":[5,33],"tool":[6,13,72],"for":[7,16],"development":[8],"of":[9,31,48,83,115],"FPGA":[10,42,88],"modules.":[11],"Proposed":[12],"is":[14,35,44,73],"developed":[15],"educational":[17],"purposes":[18],"in":[19,55,133],"teaching":[20],"students":[21,94,111],"on":[22],"Digital":[23],"Design":[24],"VHDL":[26],"programming":[27],"language.":[28],"Main":[29],"goal":[30],"the":[32,41,46,59,67,76,84,97,100,116],"module":[34,47],"to":[36,57,125],"get/set":[37],"signal":[38],"values":[39],"while":[40],"board":[43],"running":[45],"interest.":[49],"Two":[50],"PicoBlaze":[51,101],"CPUs":[52],"are":[53,95,123,131],"used":[54],"order":[56],"synchronize":[58],"input":[60],"output":[62],"signals":[63],"between":[64],"PC":[65],"FPGA.":[68],"Debugging":[69],"wrapped":[74],"around":[75],"testing":[77],"module,":[78],"it":[80],"occupies":[81],"14%":[82],"Spartan":[85],"3":[86],"XC3S200":[87],"device.":[89],"While":[90],"using":[91,108],"proposed":[92,109],"tool,":[93,110],"getting":[96],"knowledge":[98],"about":[99],"CPU,":[102],"assembly":[103],"language,":[104],"FPGA,":[105],"VHDL.":[106],"When":[107],"get":[112],"deeper":[113],"understanding":[114],"hardware-software":[117],"codesign":[118],"concept.":[119],"Finally,":[120],"individual":[121],"tasks":[122,130],"assigned":[124],"student":[126],"workgroups.":[127],"Some":[128],"typical":[129],"illustrated":[132],"this":[134],"paper.":[135]},"counts_by_year":[],"updated_date":"2026-06-26T08:34:08.712188","created_date":"2025-10-10T00:00:00"}