{"id":"https://openalex.org/W2780023033","doi":"https://doi.org/10.1515/macro-2017-0003","title":"Evaluation and Comparison of Low FPGA Footprint, Embedded Soft-Core Processors","display_name":"Evaluation and Comparison of Low FPGA Footprint, Embedded Soft-Core Processors","publication_year":2017,"publication_date":"2017-10-01","ids":{"openalex":"https://openalex.org/W2780023033","doi":"https://doi.org/10.1515/macro-2017-0003","mag":"2780023033"},"language":"en","primary_location":{"id":"doi:10.1515/macro-2017-0003","is_oa":false,"landing_page_url":"https://doi.org/10.1515/macro-2017-0003","pdf_url":null,"source":{"id":"https://openalex.org/S4210215974","display_name":"MACRo 2015","issn_l":"2247-0948","issn":["2247-0948"],"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/P4310313990","host_organization_name":"De Gruyter","host_organization_lineage":["https://openalex.org/P4310313990"],"host_organization_lineage_names":["De Gruyter"],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"MACRo 2015","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5040404208","display_name":"L\u00e1szl\u00f3 Bak\u00f3","orcid":"https://orcid.org/0000-0003-3295-5437"},"institutions":[{"id":"https://openalex.org/I43886","display_name":"Sapientia Hungarian University of Transylvania","ror":"https://ror.org/04ahh4d11","country_code":"RO","type":"education","lineage":["https://openalex.org/I43886"]}],"countries":["RO"],"is_corresponding":true,"raw_author_name":"L\u00e1szl\u00f3 Bak\u00f3","raw_affiliation_strings":["Department of Electrical Engineering, Faculty of Technical and Human Sciences , Sapientia Hungarian University of Transylvania , Tirgu-Mure\u015f , Romania"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, Faculty of Technical and Human Sciences , Sapientia Hungarian University of Transylvania , Tirgu-Mure\u015f , Romania","institution_ids":["https://openalex.org/I43886"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5080850964","display_name":"Szabolcs Hajd\u00fa","orcid":null},"institutions":[{"id":"https://openalex.org/I43886","display_name":"Sapientia Hungarian University of Transylvania","ror":"https://ror.org/04ahh4d11","country_code":"RO","type":"education","lineage":["https://openalex.org/I43886"]}],"countries":["RO"],"is_corresponding":false,"raw_author_name":"Szabolcs Hajd\u00fa","raw_affiliation_strings":["Department of Electrical Engineering, Faculty of Technical and Human Sciences , Sapientia Hungarian University of Transylvania , Tirgu-Mure\u015f , Romania"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, Faculty of Technical and Human Sciences , Sapientia Hungarian University of Transylvania , Tirgu-Mure\u015f , Romania","institution_ids":["https://openalex.org/I43886"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5101528290","display_name":"Fearghal Morgan","orcid":"https://orcid.org/0009-0008-7778-2596"},"institutions":[{"id":"https://openalex.org/I188760350","display_name":"Ollscoil na Gaillimhe \u2013 University of Galway","ror":"https://ror.org/03bea9k73","country_code":"IE","type":"education","lineage":["https://openalex.org/I188760350"]}],"countries":["IE"],"is_corresponding":false,"raw_author_name":"Fearghal Morgan","raw_affiliation_strings":["Bio-Inspired Electronics and Reconfigurable Computing (BIRC) Research Group , National University Ireland Galway , Galway , Ireland"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Bio-Inspired Electronics and Reconfigurable Computing (BIRC) Research Group , National University Ireland Galway , Galway , Ireland","institution_ids":["https://openalex.org/I188760350"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5040404208"],"corresponding_institution_ids":["https://openalex.org/I43886"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.16206897,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"2","issue":"1","first_page":"23","last_page":"30"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9954000115394592,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.8055586814880371},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7792627811431885},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.6392652988433838},{"id":"https://openalex.org/keywords/implementation","display_name":"Implementation","score":0.617660403251648},{"id":"https://openalex.org/keywords/footprint","display_name":"Footprint","score":0.6120800971984863},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.557765543460846},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.4825534224510193},{"id":"https://openalex.org/keywords/multi-core-processor","display_name":"Multi-core processor","score":0.4446839392185211},{"id":"https://openalex.org/keywords/core","display_name":"Core (optical fiber)","score":0.44212907552719116},{"id":"https://openalex.org/keywords/memory-footprint","display_name":"Memory footprint","score":0.429512083530426},{"id":"https://openalex.org/keywords/microarchitecture","display_name":"Microarchitecture","score":0.4233425557613373},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.3137706220149994},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.14007654786109924},{"id":"https://openalex.org/keywords/software-engineering","display_name":"Software engineering","score":0.08388835191726685},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.08108386397361755}],"concepts":[{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.8055586814880371},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7792627811431885},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.6392652988433838},{"id":"https://openalex.org/C26713055","wikidata":"https://www.wikidata.org/wiki/Q245962","display_name":"Implementation","level":2,"score":0.617660403251648},{"id":"https://openalex.org/C132943942","wikidata":"https://www.wikidata.org/wiki/Q2562511","display_name":"Footprint","level":2,"score":0.6120800971984863},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.557765543460846},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.4825534224510193},{"id":"https://openalex.org/C78766204","wikidata":"https://www.wikidata.org/wiki/Q555032","display_name":"Multi-core processor","level":2,"score":0.4446839392185211},{"id":"https://openalex.org/C2164484","wikidata":"https://www.wikidata.org/wiki/Q5170150","display_name":"Core (optical fiber)","level":2,"score":0.44212907552719116},{"id":"https://openalex.org/C74912251","wikidata":"https://www.wikidata.org/wiki/Q6815727","display_name":"Memory footprint","level":2,"score":0.429512083530426},{"id":"https://openalex.org/C107598950","wikidata":"https://www.wikidata.org/wiki/Q259864","display_name":"Microarchitecture","level":2,"score":0.4233425557613373},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3137706220149994},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.14007654786109924},{"id":"https://openalex.org/C115903868","wikidata":"https://www.wikidata.org/wiki/Q80993","display_name":"Software engineering","level":1,"score":0.08388835191726685},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.08108386397361755},{"id":"https://openalex.org/C151730666","wikidata":"https://www.wikidata.org/wiki/Q7205","display_name":"Paleontology","level":1,"score":0.0},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0},{"id":"https://openalex.org/C86803240","wikidata":"https://www.wikidata.org/wiki/Q420","display_name":"Biology","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1515/macro-2017-0003","is_oa":false,"landing_page_url":"https://doi.org/10.1515/macro-2017-0003","pdf_url":null,"source":{"id":"https://openalex.org/S4210215974","display_name":"MACRo 2015","issn_l":"2247-0948","issn":["2247-0948"],"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/P4310313990","host_organization_name":"De Gruyter","host_organization_lineage":["https://openalex.org/P4310313990"],"host_organization_lineage_names":["De Gruyter"],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"MACRo 2015","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/8","score":0.4399999976158142,"display_name":"Decent work and economic growth"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":8,"referenced_works":["https://openalex.org/W1556162454","https://openalex.org/W1965065762","https://openalex.org/W2157364933","https://openalex.org/W2168162550","https://openalex.org/W2541431377","https://openalex.org/W2595983162","https://openalex.org/W2665472109","https://openalex.org/W2752853835"],"related_works":["https://openalex.org/W2120447654","https://openalex.org/W2977179488","https://openalex.org/W2144453115","https://openalex.org/W2128223750","https://openalex.org/W1547865754","https://openalex.org/W2276000909","https://openalex.org/W2025467172","https://openalex.org/W3137434606","https://openalex.org/W2940837694","https://openalex.org/W4372263373"],"abstract_inverted_index":{"Abstract":[0],"The":[1],"paper":[2],"presents":[3],"three":[4],"embedded":[5],"soft-core":[6],"processor":[7],"architectures,":[8],"developed":[9],"by":[10,32],"the":[11,45,60,72],"authors":[12],"to":[13],"be":[14,26],"easily":[15],"implementable":[16],"while":[17],"yielding":[18],"low":[19],"digital":[20],"resource":[21],"usage.":[22],"These":[23],"architectures":[24],"will":[25],"compared":[27],"and":[28,48,66],"contrasted":[29],"between":[30],"each-other":[31],"introducing":[33],"a":[34,54],"special":[35],"testing":[36,47],"method,":[37],"based":[38],"on":[39,53,59],"control":[40],"algorithm":[41],"implementations.":[42],"For":[43],"reference,":[44],"same":[46],"comparison":[49],"has":[50],"been":[51],"implemented":[52],"well":[55],"established":[56],"architecture,":[57],"too,":[58],"Xilinx":[61],"PicoBlaze":[62],"processor.":[63],"Measurement":[64],"results":[65],"application":[67],"suggestion":[68],"are":[69],"given":[70],"in":[71],"concluding":[73],"section.":[74]},"counts_by_year":[],"updated_date":"2026-05-21T06:26:12.895304","created_date":"2025-10-10T00:00:00"}