{"id":"https://openalex.org/W4407584614","doi":"https://doi.org/10.1515/itit-2024-0074","title":"Approximate synthesis for LUT count reduction via probabilistic error propagation","display_name":"Approximate synthesis for LUT count reduction via probabilistic error propagation","publication_year":2024,"publication_date":"2024-08-01","ids":{"openalex":"https://openalex.org/W4407584614","doi":"https://doi.org/10.1515/itit-2024-0074"},"language":"en","primary_location":{"id":"doi:10.1515/itit-2024-0074","is_oa":false,"landing_page_url":"https://doi.org/10.1515/itit-2024-0074","pdf_url":null,"source":{"id":"https://openalex.org/S4210229153","display_name":"it - Information Technology","issn_l":"1611-2776","issn":["1611-2776","2196-7032"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319967","host_organization_name":"R. Oldenbourg Verlag","host_organization_lineage":["https://openalex.org/P4310319967"],"host_organization_lineage_names":["R. Oldenbourg Verlag"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"it - Information Technology","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5032265164","display_name":"Thomas Schl\u00f6gl","orcid":null},"institutions":[{"id":"https://openalex.org/I181369854","display_name":"Friedrich-Alexander-Universit\u00e4t Erlangen-N\u00fcrnberg","ror":"https://ror.org/00f7hpc57","country_code":"DE","type":"education","lineage":["https://openalex.org/I181369854"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Thomas Schl\u00f6gl","raw_affiliation_strings":["Friedrich-Alexander-Universit\u00e4t Erlangen-N\u00fcrnberg (FAU) , Erlangen , Germany"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Friedrich-Alexander-Universit\u00e4t Erlangen-N\u00fcrnberg (FAU) , Erlangen , Germany","institution_ids":["https://openalex.org/I181369854"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5053581656","display_name":"Oliver Kesz\u00f6cze","orcid":"https://orcid.org/0000-0003-2033-6153"},"institutions":[{"id":"https://openalex.org/I96673099","display_name":"Technical University of Denmark","ror":"https://ror.org/04qtj9h94","country_code":"DK","type":"education","lineage":["https://openalex.org/I96673099"]}],"countries":["DK"],"is_corresponding":false,"raw_author_name":"Oliver Keszocze","raw_affiliation_strings":["Technical University of Denmark , Lyngby , Denmark"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Technical University of Denmark , Lyngby , Denmark","institution_ids":["https://openalex.org/I96673099"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.1856,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.54665698,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":95,"max":98},"biblio":{"volume":"66","issue":"4-5","first_page":"137","last_page":"146"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9987999796867371,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9980000257492065,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/reduction","display_name":"Reduction (mathematics)","score":0.6849229335784912},{"id":"https://openalex.org/keywords/probabilistic-logic","display_name":"Probabilistic logic","score":0.5862085223197937},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5130563974380493},{"id":"https://openalex.org/keywords/lookup-table","display_name":"Lookup table","score":0.41069167852401733},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.3992026448249817},{"id":"https://openalex.org/keywords/arithmetic","display_name":"Arithmetic","score":0.33582717180252075},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.30313074588775635},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.14143070578575134},{"id":"https://openalex.org/keywords/geometry","display_name":"Geometry","score":0.052983492612838745}],"concepts":[{"id":"https://openalex.org/C111335779","wikidata":"https://www.wikidata.org/wiki/Q3454686","display_name":"Reduction (mathematics)","level":2,"score":0.6849229335784912},{"id":"https://openalex.org/C49937458","wikidata":"https://www.wikidata.org/wiki/Q2599292","display_name":"Probabilistic logic","level":2,"score":0.5862085223197937},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5130563974380493},{"id":"https://openalex.org/C134835016","wikidata":"https://www.wikidata.org/wiki/Q690265","display_name":"Lookup table","level":2,"score":0.41069167852401733},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.3992026448249817},{"id":"https://openalex.org/C94375191","wikidata":"https://www.wikidata.org/wiki/Q11205","display_name":"Arithmetic","level":1,"score":0.33582717180252075},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.30313074588775635},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.14143070578575134},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.052983492612838745},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1515/itit-2024-0074","is_oa":false,"landing_page_url":"https://doi.org/10.1515/itit-2024-0074","pdf_url":null,"source":{"id":"https://openalex.org/S4210229153","display_name":"it - Information Technology","issn_l":"1611-2776","issn":["1611-2776","2196-7032"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319967","host_organization_name":"R. Oldenbourg Verlag","host_organization_lineage":["https://openalex.org/P4310319967"],"host_organization_lineage_names":["R. Oldenbourg Verlag"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"it - Information Technology","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":24,"referenced_works":["https://openalex.org/W2020217519","https://openalex.org/W2035378788","https://openalex.org/W2105715355","https://openalex.org/W2140087626","https://openalex.org/W2150787480","https://openalex.org/W2159352256","https://openalex.org/W2265166184","https://openalex.org/W2401611945","https://openalex.org/W2519246207","https://openalex.org/W2588565458","https://openalex.org/W2612139336","https://openalex.org/W2614327678","https://openalex.org/W2733485676","https://openalex.org/W2808915911","https://openalex.org/W2810969744","https://openalex.org/W2913937922","https://openalex.org/W2950112808","https://openalex.org/W3091917448","https://openalex.org/W3107424270","https://openalex.org/W4206335050","https://openalex.org/W4225363558","https://openalex.org/W4239085833","https://openalex.org/W4293053810","https://openalex.org/W4299487805"],"related_works":["https://openalex.org/W2051487156","https://openalex.org/W2798215405","https://openalex.org/W2990962948","https://openalex.org/W2073681303","https://openalex.org/W2084169748","https://openalex.org/W4409439182","https://openalex.org/W2127529229","https://openalex.org/W2355515259","https://openalex.org/W2124289628","https://openalex.org/W2352590024"],"abstract_inverted_index":{"Abstract":[0],"Approximate":[1],"computing":[2],"is":[3,36,125],"an":[4,101],"fast":[5,11],"developing":[6],"area":[7],"for":[8,32,56,66,87],"resource-efficient":[9],"and":[10,83],"designs":[12],"that":[13,122],"trades":[14],"off":[15],"computational":[16],"accuracy":[17],"with":[18],"non-functional":[19],"aspects":[20],"such":[21,42],"as":[22,43],"delay,":[23],"energy":[24],"requirements":[25],"or":[26,110],"area.":[27],"It":[28],"can":[29,120],"be":[30,70],"used":[31],"applications":[33],"where":[34],"it":[35],"acceptable":[37],"to":[38,95],"compute":[39],"inaccurate":[40],"results":[41],"image":[44],"processing.":[45],"A":[46],"lot":[47],"of":[48,91,135],"work":[49,105,129],"has":[50],"been":[51],"published":[52],"on":[53,78,100],"approximate":[54],"synthesis":[55],"ASICs.":[57],"As":[58],"FPGAs":[59],"are":[60,74],"becoming":[61],"more":[62],"prevalent,":[63],"approximation":[64],"techniques":[65],"this":[67],"technology":[68],"should":[69],"developed.":[71],"Lookup":[72],"tables":[73,93,113,137],"a":[75,97,115,132],"scarce":[76],"resource":[77],"FPGAs.":[79],"Consequently,":[80],"we":[81],"present":[82],"evaluate":[84],"multiple":[85],"approaches":[86,104],"reducing":[88],"the":[89],"number":[90,134],"lookup":[92,112,116,136],"required":[94],"implement":[96],"given":[98],"design":[99],"FPGA.":[102],"Our":[103],"by":[106],"removing":[107,131],"either":[108],"wires":[109],"entire":[111],"from":[114],"table":[117],"network.":[118],"We":[119],"show":[121],"our":[123],"approach":[124],"faster":[126],"than":[127],"related":[128],"while":[130],"comparable":[133],"(more":[138],"in":[139],"most":[140],"cases).":[141]},"counts_by_year":[{"year":2026,"cited_by_count":1}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}