{"id":"https://openalex.org/W7160503234","doi":"https://doi.org/10.1504/ijhpsa.2026.153374","title":"Performance optimised architectures of ASCON-128 cipher for resource-constrained IoT applications","display_name":"Performance optimised architectures of ASCON-128 cipher for resource-constrained IoT applications","publication_year":2026,"publication_date":"2026-01-01","ids":{"openalex":"https://openalex.org/W7160503234","doi":"https://doi.org/10.1504/ijhpsa.2026.153374"},"language":"en","primary_location":{"id":"doi:10.1504/ijhpsa.2026.153374","is_oa":false,"landing_page_url":"https://doi.org/10.1504/ijhpsa.2026.153374","pdf_url":null,"source":{"id":"https://openalex.org/S174117138","display_name":"International Journal of High Performance Systems Architecture","issn_l":"1751-6528","issn":["1751-6528","1751-6536"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310317825","host_organization_name":"Inderscience Publishers","host_organization_lineage":["https://openalex.org/P4310317825"],"host_organization_lineage_names":["Inderscience Publishers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"International Journal of High Performance Systems Architecture","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5060828345","display_name":"Linga Pallavi","orcid":null},"institutions":[{"id":"https://openalex.org/I38335241","display_name":"National Institute of Technology Raipur","ror":"https://ror.org/02y553197","country_code":"IN","type":"education","lineage":["https://openalex.org/I38335241"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Linga Pallavi","raw_affiliation_strings":["Department of Electronics and Communication Engineering, National Institute of Technology Raipur, Raipur, 492010, Chhattisgarh, India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electronics and Communication Engineering, National Institute of Technology Raipur, Raipur, 492010, Chhattisgarh, India","institution_ids":["https://openalex.org/I38335241"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5135596163","display_name":"Pulkit Singh","orcid":null},"institutions":[{"id":"https://openalex.org/I145286018","display_name":"SRM Institute of Science and Technology","ror":"https://ror.org/050113w36","country_code":"IN","type":"education","lineage":["https://openalex.org/I145286018"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Pulkit Singh","raw_affiliation_strings":["Department of Electronics and Communication Engineering, SRM Institute of Science and Technology, Kattankulathur, Chennai, 603203, Tamil Nadu, India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electronics and Communication Engineering, SRM Institute of Science and Technology, Kattankulathur, Chennai, 603203, Tamil Nadu, India","institution_ids":["https://openalex.org/I145286018"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5052594788","display_name":"Bijayananda Patnaik","orcid":"https://orcid.org/0000-0001-9492-2986"},"institutions":[{"id":"https://openalex.org/I38335241","display_name":"National Institute of Technology Raipur","ror":"https://ror.org/02y553197","country_code":"IN","type":"education","lineage":["https://openalex.org/I38335241"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Bijayananda Patnaik","raw_affiliation_strings":["Department of Electronics and Communication Engineering, National Institute of Technology Raipur, Raipur, 492010, Chhattisgarh, India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electronics and Communication Engineering, National Institute of Technology Raipur, Raipur, 492010, Chhattisgarh, India","institution_ids":["https://openalex.org/I38335241"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5089080635","display_name":"Bibhudendra Acharya","orcid":"https://orcid.org/0000-0001-7233-7591"},"institutions":[{"id":"https://openalex.org/I38335241","display_name":"National Institute of Technology Raipur","ror":"https://ror.org/02y553197","country_code":"IN","type":"education","lineage":["https://openalex.org/I38335241"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Bibhudendra Acharya","raw_affiliation_strings":["Department of Electronics and Communication Engineering, National Institute of Technology Raipur, Raipur, 492010, Chhattisgarh, India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electronics and Communication Engineering, National Institute of Technology Raipur, Raipur, 492010, Chhattisgarh, India","institution_ids":["https://openalex.org/I38335241"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.54970998,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"12","issue":"2","first_page":"103","last_page":"112"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10951","display_name":"Cryptographic Implementations and Security","score":0.9602000117301941,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10951","display_name":"Cryptographic Implementations and Security","score":0.9602000117301941,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12122","display_name":"Physical Unclonable Functions (PUFs) and Hardware Security","score":0.012500000186264515,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11017","display_name":"Chaos-based Image/Signal Encryption","score":0.006599999964237213,"subfield":{"id":"https://openalex.org/subfields/1707","display_name":"Computer Vision and Pattern Recognition"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/cryptography","display_name":"Cryptography","score":0.5436999797821045},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.5245000123977661},{"id":"https://openalex.org/keywords/memory-footprint","display_name":"Memory footprint","score":0.4821999967098236},{"id":"https://openalex.org/keywords/internet-of-things","display_name":"Internet of Things","score":0.48170000314712524},{"id":"https://openalex.org/keywords/cipher","display_name":"Cipher","score":0.4724000096321106},{"id":"https://openalex.org/keywords/field","display_name":"Field (mathematics)","score":0.3797999918460846},{"id":"https://openalex.org/keywords/footprint","display_name":"Footprint","score":0.3749000132083893}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8730000257492065},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5478000044822693},{"id":"https://openalex.org/C178489894","wikidata":"https://www.wikidata.org/wiki/Q8789","display_name":"Cryptography","level":2,"score":0.5436999797821045},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.5245000123977661},{"id":"https://openalex.org/C74912251","wikidata":"https://www.wikidata.org/wiki/Q6815727","display_name":"Memory footprint","level":2,"score":0.4821999967098236},{"id":"https://openalex.org/C81860439","wikidata":"https://www.wikidata.org/wiki/Q251212","display_name":"Internet of Things","level":2,"score":0.48170000314712524},{"id":"https://openalex.org/C2780221543","wikidata":"https://www.wikidata.org/wiki/Q4681865","display_name":"Cipher","level":3,"score":0.4724000096321106},{"id":"https://openalex.org/C9652623","wikidata":"https://www.wikidata.org/wiki/Q190109","display_name":"Field (mathematics)","level":2,"score":0.3797999918460846},{"id":"https://openalex.org/C132943942","wikidata":"https://www.wikidata.org/wiki/Q2562511","display_name":"Footprint","level":2,"score":0.3749000132083893},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.3666999936103821},{"id":"https://openalex.org/C167615521","wikidata":"https://www.wikidata.org/wiki/Q1048911","display_name":"Elliptic curve cryptography","level":4,"score":0.35740000009536743},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3352999985218048},{"id":"https://openalex.org/C74172769","wikidata":"https://www.wikidata.org/wiki/Q1446839","display_name":"Routing (electronic design automation)","level":2,"score":0.30640000104904175},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.3061999976634979},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.29490000009536743},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.2797999978065491},{"id":"https://openalex.org/C26517878","wikidata":"https://www.wikidata.org/wiki/Q228039","display_name":"Key (lock)","level":2,"score":0.265500009059906},{"id":"https://openalex.org/C60448319","wikidata":"https://www.wikidata.org/wiki/Q154021","display_name":"Block cipher mode of operation","level":2,"score":0.26409998536109924},{"id":"https://openalex.org/C110875604","wikidata":"https://www.wikidata.org/wiki/Q75","display_name":"The Internet","level":2,"score":0.25290000438690186}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1504/ijhpsa.2026.153374","is_oa":false,"landing_page_url":"https://doi.org/10.1504/ijhpsa.2026.153374","pdf_url":null,"source":{"id":"https://openalex.org/S174117138","display_name":"International Journal of High Performance Systems Architecture","issn_l":"1751-6528","issn":["1751-6528","1751-6536"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310317825","host_organization_name":"Inderscience Publishers","host_organization_lineage":["https://openalex.org/P4310317825"],"host_organization_lineage_names":["Inderscience Publishers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"International Journal of High Performance Systems Architecture","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":[],"abstract_inverted_index":{"The":[0,101,118],"rapid":[1],"expansion":[2],"of":[3,6,25,103,124],"the":[4,11,21,36,77,88],"Internet":[5],"Things":[7],"(IoT)":[8],"has":[9],"intensified":[10],"demand":[12],"for":[13,35],"efficient":[14],"and":[15,45,63],"secure":[16],"cryptographic":[17],"solutions.":[18],"To":[19],"address":[20],"stringent":[22],"performance":[23],"requirements":[24],"IoT":[26],"environments,":[27],"this":[28],"study":[29],"proposes":[30],"two":[31],"optimised":[32],"hardware":[33],"architectures":[34],"ASCON-128":[37],"lightweight":[38],"authenticated":[39],"cipher:":[40],"a":[41,91,106,121],"high-frequency":[42],"architecture":[43,48],"(HFA)":[44],"an":[46],"area-efficient":[47],"(AEA).":[49],"Both":[50],"designs":[51,82],"were":[52],"implemented":[53],"on":[54],"field":[55],"programmable":[56],"gate":[57],"array":[58],"(FPGA)":[59],"(Xilinx":[60],"ISE":[61],"14.6)":[62],"application":[64],"specific":[65],"integrated":[66],"circuit":[67],"(ASIC)":[68],"(Cadence":[69],"Genus":[70],"180":[71],"nm)":[72],"platforms.":[73],"Results":[74],"demonstrate":[75],"that":[76],"HFA":[78,104],"significantly":[79],"outperforms":[80],"state-of-the-art":[81],"in":[83,109,113,126],"maximum":[84,110],"operating":[85,111],"frequency,":[86],"while":[87],"AEA":[89,119],"achieves":[90],"lower":[92],"area":[93],"footprint":[94],"(slice":[95],"count)":[96],"compared":[97],"to":[98,115,128],"existing":[99],"literature.":[100],"results":[102],"show":[105],"promising":[107],"increase":[108],"frequency":[112],"contrast":[114,127],"cutting-edge":[116,129],"designs.":[117,130],"utilises":[120],"smaller":[122],"number":[123],"slices":[125]},"counts_by_year":[],"updated_date":"2026-05-08T13:18:25.657630","created_date":"2026-05-08T00:00:00"}