{"id":"https://openalex.org/W4321614413","doi":"https://doi.org/10.1504/ijhpsa.2023.10054395","title":"Hardware Implementations of LBlock and XXTEA Lightweight Block Ciphers for Resource-Constrained IoT application","display_name":"Hardware Implementations of LBlock and XXTEA Lightweight Block Ciphers for Resource-Constrained IoT application","publication_year":2023,"publication_date":"2023-01-01","ids":{"openalex":"https://openalex.org/W4321614413","doi":"https://doi.org/10.1504/ijhpsa.2023.10054395"},"language":"en","primary_location":{"id":"doi:10.1504/ijhpsa.2023.10054395","is_oa":true,"landing_page_url":"https://doi.org/10.1504/ijhpsa.2023.10054395","pdf_url":"http://dx.doi.org/10.1504/ijhpsa.2023.10054395","source":{"id":"https://openalex.org/S174117138","display_name":"International Journal of High Performance Systems Architecture","issn_l":"1751-6528","issn":["1751-6528","1751-6536"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310317825","host_organization_name":"Inderscience Publishers","host_organization_lineage":["https://openalex.org/P4310317825"],"host_organization_lineage_names":["Inderscience Publishers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"International Journal of High Performance Systems Architecture","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"bronze","oa_url":"http://dx.doi.org/10.1504/ijhpsa.2023.10054395","any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5089080635","display_name":"Bibhudendra Acharya","orcid":"https://orcid.org/0000-0001-7233-7591"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Bibhudendra Acharya","raw_affiliation_strings":[],"raw_orcid":null,"affiliations":[]},{"author_position":"middle","author":{"id":"https://openalex.org/A5048781897","display_name":"Zeesha Mishra","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Zeesha Mishra","raw_affiliation_strings":[],"raw_orcid":null,"affiliations":[]},{"author_position":"last","author":{"id":"https://openalex.org/A5055629355","display_name":"Apeksha Kamble","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Apeksha Kamble","raw_affiliation_strings":[],"raw_orcid":null,"affiliations":[]}],"institutions":[],"countries_distinct_count":0,"institutions_distinct_count":3,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.2883,"has_fulltext":true,"cited_by_count":1,"citation_normalized_percentile":{"value":0.44745247,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":"11","issue":"3","first_page":"1","last_page":"1"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9110000133514404,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9110000133514404,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12042","display_name":"Satellite Communication Systems","score":0.9043999910354614,"subfield":{"id":"https://openalex.org/subfields/2202","display_name":"Aerospace Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8922797441482544},{"id":"https://openalex.org/keywords/block-cipher","display_name":"Block cipher","score":0.816225528717041},{"id":"https://openalex.org/keywords/implementation","display_name":"Implementation","score":0.7113860845565796},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5502883195877075},{"id":"https://openalex.org/keywords/internet-of-things","display_name":"Internet of Things","score":0.5073661208152771},{"id":"https://openalex.org/keywords/block","display_name":"Block (permutation group theory)","score":0.48769864439964294},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.48233291506767273},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.4380509853363037},{"id":"https://openalex.org/keywords/cryptography","display_name":"Cryptography","score":0.3744913339614868},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.3546046316623688},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.33572638034820557},{"id":"https://openalex.org/keywords/distributed-computing","display_name":"Distributed computing","score":0.32801464200019836},{"id":"https://openalex.org/keywords/computer-security","display_name":"Computer security","score":0.19755735993385315},{"id":"https://openalex.org/keywords/software-engineering","display_name":"Software engineering","score":0.1111854612827301}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8922797441482544},{"id":"https://openalex.org/C106544461","wikidata":"https://www.wikidata.org/wiki/Q543151","display_name":"Block cipher","level":3,"score":0.816225528717041},{"id":"https://openalex.org/C26713055","wikidata":"https://www.wikidata.org/wiki/Q245962","display_name":"Implementation","level":2,"score":0.7113860845565796},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5502883195877075},{"id":"https://openalex.org/C81860439","wikidata":"https://www.wikidata.org/wiki/Q251212","display_name":"Internet of Things","level":2,"score":0.5073661208152771},{"id":"https://openalex.org/C2777210771","wikidata":"https://www.wikidata.org/wiki/Q4927124","display_name":"Block (permutation group theory)","level":2,"score":0.48769864439964294},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.48233291506767273},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.4380509853363037},{"id":"https://openalex.org/C178489894","wikidata":"https://www.wikidata.org/wiki/Q8789","display_name":"Cryptography","level":2,"score":0.3744913339614868},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3546046316623688},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.33572638034820557},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.32801464200019836},{"id":"https://openalex.org/C38652104","wikidata":"https://www.wikidata.org/wiki/Q3510521","display_name":"Computer security","level":1,"score":0.19755735993385315},{"id":"https://openalex.org/C115903868","wikidata":"https://www.wikidata.org/wiki/Q80993","display_name":"Software engineering","level":1,"score":0.1111854612827301},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1504/ijhpsa.2023.10054395","is_oa":true,"landing_page_url":"https://doi.org/10.1504/ijhpsa.2023.10054395","pdf_url":"http://dx.doi.org/10.1504/ijhpsa.2023.10054395","source":{"id":"https://openalex.org/S174117138","display_name":"International Journal of High Performance Systems Architecture","issn_l":"1751-6528","issn":["1751-6528","1751-6536"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310317825","host_organization_name":"Inderscience Publishers","host_organization_lineage":["https://openalex.org/P4310317825"],"host_organization_lineage_names":["Inderscience Publishers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"International Journal of High Performance Systems Architecture","raw_type":"journal-article"}],"best_oa_location":{"id":"doi:10.1504/ijhpsa.2023.10054395","is_oa":true,"landing_page_url":"https://doi.org/10.1504/ijhpsa.2023.10054395","pdf_url":"http://dx.doi.org/10.1504/ijhpsa.2023.10054395","source":{"id":"https://openalex.org/S174117138","display_name":"International Journal of High Performance Systems Architecture","issn_l":"1751-6528","issn":["1751-6528","1751-6536"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310317825","host_organization_name":"Inderscience Publishers","host_organization_lineage":["https://openalex.org/P4310317825"],"host_organization_lineage_names":["Inderscience Publishers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"International Journal of High Performance Systems Architecture","raw_type":"journal-article"},"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":true,"grobid_xml":true},"content_urls":{"pdf":"https://content.openalex.org/works/W4321614413.pdf","grobid_xml":"https://content.openalex.org/works/W4321614413.grobid-xml"},"referenced_works_count":0,"referenced_works":[],"related_works":["https://openalex.org/W2120447654","https://openalex.org/W2977179488","https://openalex.org/W2144453115","https://openalex.org/W2128223750","https://openalex.org/W4311097251","https://openalex.org/W4238532390","https://openalex.org/W2188872161","https://openalex.org/W2002978035","https://openalex.org/W4245926026","https://openalex.org/W4388857716"],"abstract_inverted_index":{"Recent":[0],"growth":[1],"in":[2,12],"the":[3,39,94,124,129,135,138,146],"number":[4],"of":[5,8,18,81,87,128],"connected":[6],"Internet":[7],"Things":[9],"(IoT)":[10],"devices":[11,23],"a":[13],"network":[14],"has":[15],"raised":[16],"lot":[17],"security":[19],"related":[20],"issues.Since":[21],"these":[22],"are":[24,38,64,76,96],"mostly":[25],"battery":[26],"powered,":[27],"have":[28,51],"low":[29],"memory":[30],"and":[31,59,84,107,141,157],"weak":[32],"computational":[33],"capability,":[34],"therefore":[35],"lightweight":[36,47,62],"ciphers":[37,48,63],"most":[40],"suitable":[41],"choice":[42],"for":[43],"providing":[44],"security.Among":[45],"various":[46],"available,":[49],"we":[50],"chosen":[52],"to":[53,152],"implement":[54],"corrected":[55],"block":[56],"TEA":[57],"(XXTEA)":[58],"LBlock":[60,82,140],"ciphers.These":[61],"feistel":[65],"based,":[66],"having":[67],"simple":[68],"encryption":[69],"algorithms.In":[70],"this":[71],"work,":[72],"two":[73],"different":[74,99],"architectures":[75,95],"proposed":[77,130,139],"namely":[78],"round-based":[79],"implementation":[80,86,112],"cipher":[83,89],"serial":[85],"XXTEA":[88,142],"with":[90,134,150],"variable":[91,143],"length":[92,144],"message.Both":[93],"implemented":[97],"on":[98,115],"field":[100],"programmable":[101],"gate":[102],"array":[103],"(FPGA)":[104],"device":[105],"families":[106],"applicationspecific":[108],"integrated":[109],"circuit":[110],"(ASIC)":[111],"is":[113,132,155],"performed":[114],"0.18":[116],"m":[117],"complementary":[118],"metal-oxide":[119],"semiconductor":[120],"(CMOS)":[121],"technology.By":[122],"analysing":[123],"performance":[125],"metrics,":[126],"comparison":[127],"work":[131],"done":[133],"existing":[136],"ciphers.For":[137],"architectures,":[145],"percentage":[147],"improvement":[148],"obtained":[149],"respect":[151],"area":[153],"consumption":[154],"50.92%":[156],"26.04%":[158],"respectively.":[159]},"counts_by_year":[{"year":2023,"cited_by_count":1}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}