{"id":"https://openalex.org/W2955483499","doi":"https://doi.org/10.1504/ijhpsa.2018.10022486","title":"Parallel video processing on FPGA architecture","display_name":"Parallel video processing on FPGA architecture","publication_year":2018,"publication_date":"2018-01-01","ids":{"openalex":"https://openalex.org/W2955483499","doi":"https://doi.org/10.1504/ijhpsa.2018.10022486","mag":"2955483499"},"language":"en","primary_location":{"id":"doi:10.1504/ijhpsa.2018.10022486","is_oa":false,"landing_page_url":"https://doi.org/10.1504/ijhpsa.2018.10022486","pdf_url":null,"source":{"id":"https://openalex.org/S174117138","display_name":"International Journal of High Performance Systems Architecture","issn_l":"1751-6528","issn":["1751-6528","1751-6536"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310317825","host_organization_name":"Inderscience Publishers","host_organization_lineage":["https://openalex.org/P4310317825"],"host_organization_lineage_names":["Inderscience Publishers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"International Journal of High Performance Systems Architecture","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5070390073","display_name":"Abdellatif Mtibaa","orcid":"https://orcid.org/0000-0001-5180-9975"},"institutions":[{"id":"https://openalex.org/I8636806","display_name":"University of Sousse","ror":"https://ror.org/00dmpgj58","country_code":"TN","type":"education","lineage":["https://openalex.org/I8636806"]}],"countries":["TN"],"is_corresponding":true,"raw_author_name":"Abdellatif Mtibaa","raw_affiliation_strings":["Networked Objects Control and Communications Systems Laboratory, ENISo, and Higher Institute of Applied Sciences and Technology of Sousse, University of Sousse, Tunisia"],"affiliations":[{"raw_affiliation_string":"Networked Objects Control and Communications Systems Laboratory, ENISo, and Higher Institute of Applied Sciences and Technology of Sousse, University of Sousse, Tunisia","institution_ids":["https://openalex.org/I8636806"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5103171883","display_name":"Bouraoui Ouni","orcid":"https://orcid.org/0000-0001-5708-3802"},"institutions":[{"id":"https://openalex.org/I166928557","display_name":"University of Monastir","ror":"https://ror.org/00nhtcg76","country_code":"TN","type":"education","lineage":["https://openalex.org/I166928557"]}],"countries":["TN"],"is_corresponding":false,"raw_author_name":"Bouraoui Ouni","raw_affiliation_strings":["Laboratory of Electronics and Microelectronics, University of Monastir , Tunisia"],"affiliations":[{"raw_affiliation_string":"Laboratory of Electronics and Microelectronics, University of Monastir , Tunisia","institution_ids":["https://openalex.org/I166928557"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5098433973","display_name":"Chiheb Chaieb","orcid":null},"institutions":[{"id":"https://openalex.org/I166928557","display_name":"University of Monastir","ror":"https://ror.org/00nhtcg76","country_code":"TN","type":"education","lineage":["https://openalex.org/I166928557"]}],"countries":["TN"],"is_corresponding":false,"raw_author_name":"Chiheb Chaieb","raw_affiliation_strings":["Laboratory of Electronics and Microelectronics, University of Monastir , Tunisia"],"affiliations":[{"raw_affiliation_string":"Laboratory of Electronics and Microelectronics, University of Monastir , Tunisia","institution_ids":["https://openalex.org/I166928557"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5074929010","display_name":"Lilia Kechiche","orcid":"https://orcid.org/0000-0002-5259-4213"},"institutions":[{"id":"https://openalex.org/I8636806","display_name":"University of Sousse","ror":"https://ror.org/00dmpgj58","country_code":"TN","type":"education","lineage":["https://openalex.org/I8636806"]}],"countries":["TN"],"is_corresponding":false,"raw_author_name":"Lilia Kechiche","raw_affiliation_strings":["Higher Institute of Applied Sciences and Technology of Sousse. University of Sousse. Tunisia"],"affiliations":[{"raw_affiliation_string":"Higher Institute of Applied Sciences and Technology of Sousse. University of Sousse. Tunisia","institution_ids":["https://openalex.org/I8636806"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5002102526","display_name":"Abdessalem Ben Abdelali","orcid":"https://orcid.org/0000-0002-3218-1964"},"institutions":[{"id":"https://openalex.org/I8636806","display_name":"University of Sousse","ror":"https://ror.org/00dmpgj58","country_code":"TN","type":"education","lineage":["https://openalex.org/I8636806"]}],"countries":["TN"],"is_corresponding":false,"raw_author_name":"Abdessalem Ben Abdelali","raw_affiliation_strings":["Networked Objects Control and Communications Systems Laboratory, ENISo, University of Sousse, Tunisia"],"affiliations":[{"raw_affiliation_string":"Networked Objects Control and Communications Systems Laboratory, ENISo, University of Sousse, Tunisia","institution_ids":["https://openalex.org/I8636806"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5014665908","display_name":"Lamjed Touil","orcid":"https://orcid.org/0000-0001-5676-8404"},"institutions":[{"id":"https://openalex.org/I166928557","display_name":"University of Monastir","ror":"https://ror.org/00nhtcg76","country_code":"TN","type":"education","lineage":["https://openalex.org/I166928557"]}],"countries":["TN"],"is_corresponding":false,"raw_author_name":"Lamjed Touil","raw_affiliation_strings":["Laboratory of Electronics and Microelectronics, University of Monastir , Tunisia"],"affiliations":[{"raw_affiliation_string":"Laboratory of Electronics and Microelectronics, University of Monastir , Tunisia","institution_ids":["https://openalex.org/I166928557"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":6,"corresponding_author_ids":["https://openalex.org/A5070390073"],"corresponding_institution_ids":["https://openalex.org/I8636806"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.22909742,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"8","issue":"3","first_page":"169","last_page":"169"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10531","display_name":"Advanced Vision and Imaging","score":0.9990000128746033,"subfield":{"id":"https://openalex.org/subfields/1707","display_name":"Computer Vision and Pattern Recognition"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10531","display_name":"Advanced Vision and Imaging","score":0.9990000128746033,"subfield":{"id":"https://openalex.org/subfields/1707","display_name":"Computer Vision and Pattern Recognition"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10741","display_name":"Video Coding and Compression Technologies","score":0.9973999857902527,"subfield":{"id":"https://openalex.org/subfields/1711","display_name":"Signal Processing"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11992","display_name":"CCD and CMOS Imaging Sensors","score":0.9957000017166138,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.883897066116333},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7136503458023071},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.6536661982536316},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.6271926760673523},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.558861255645752},{"id":"https://openalex.org/keywords/parallel-processing","display_name":"Parallel processing","score":0.4242202639579773},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.3518996238708496},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.337049663066864}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.883897066116333},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7136503458023071},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.6536661982536316},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.6271926760673523},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.558861255645752},{"id":"https://openalex.org/C106515295","wikidata":"https://www.wikidata.org/wiki/Q26806595","display_name":"Parallel processing","level":2,"score":0.4242202639579773},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3518996238708496},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.337049663066864},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1504/ijhpsa.2018.10022486","is_oa":false,"landing_page_url":"https://doi.org/10.1504/ijhpsa.2018.10022486","pdf_url":null,"source":{"id":"https://openalex.org/S174117138","display_name":"International Journal of High Performance Systems Architecture","issn_l":"1751-6528","issn":["1751-6528","1751-6536"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310317825","host_organization_name":"Inderscience Publishers","host_organization_lineage":["https://openalex.org/P4310317825"],"host_organization_lineage_names":["Inderscience Publishers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"International Journal of High Performance Systems Architecture","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":["https://openalex.org/W2111241003","https://openalex.org/W4200391368","https://openalex.org/W2210979487","https://openalex.org/W2074043759","https://openalex.org/W1967938402","https://openalex.org/W2386041993","https://openalex.org/W1608572506","https://openalex.org/W2160474882","https://openalex.org/W1586465758","https://openalex.org/W1970073092"],"abstract_inverted_index":{"Real-time":[0],"video":[1,43,55,58,98],"applications":[2],"are":[3,32],"becoming":[4],"widely":[5],"used":[6,33],"in":[7,34,39],"many":[8],"domains":[9],"with":[10],"more":[11],"demand":[12],"for":[13],"high":[14,121],"performance.":[15,83],"Video":[16],"processing":[17,99],"is":[18,60],"intensive":[19],"and":[20,36,133],"habitually":[21],"has":[22],"accompanying":[23],"real-time":[24,41,57],"or":[25,75],"super-real-time":[26],"requirements.":[27],"Such":[28],"us,":[29],"multiple":[30],"cameras":[31],"monitoring":[35],"surveillance":[37],"systems":[38],"automatically":[40],"analyse":[42],"to":[44,49,63,96,143],"detect":[45],"unusual":[46],"events.":[47],"Due":[48],"the":[50,90,106,141],"strong":[51],"computational":[52],"imposed":[53],"by":[54],"algorithms,":[56],"treatment":[59],"notably":[61],"amenable":[62],"concurrent":[64],"processing.":[65],"Classical":[66],"implementation":[67],"solutions":[68],"whether":[69],"based":[70],"on":[71,89,136],"general":[72],"purpose":[73],"processors":[74],"dedicated":[76],"ones":[77],"like":[78],"DSP":[79],"cannot":[80],"fulfil":[81],"wanted":[82],"In":[84],"this":[85],"article,":[86],"we":[87],"focus":[88],"applicability":[91],"of":[92,117,130,135],"computing":[93],"reconfigurable":[94],"architectures":[95],"parallel":[97],"applications.":[100],"The":[101],"experiment":[102],"results":[103],"show":[104,125],"that":[105],"proposed":[107],"hardware-oriented":[108],"multi-treatment":[109],"architecture":[110],"can":[111],"provide":[112],"an":[113],"average":[114],"frame":[115],"rate":[116],"45":[118],"frames/s":[119],"at":[120],"definition":[122],"resolution.":[123],"Statistics":[124],"a":[126],"consumption":[127],"about":[128],"18%":[129],"logic":[131],"resources":[132],"27%":[134],"chip":[137],"memory":[138],"which":[139],"gives":[140],"possibility":[142],"integrate":[144],"additional":[145],"treatments.":[146]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}