{"id":"https://openalex.org/W2757780747","doi":"https://doi.org/10.1504/ijhpsa.2017.10008106","title":"A VLSI architecture of CORDIC-based popular windows and its FPGA prototype","display_name":"A VLSI architecture of CORDIC-based popular windows and its FPGA prototype","publication_year":2017,"publication_date":"2017-01-01","ids":{"openalex":"https://openalex.org/W2757780747","doi":"https://doi.org/10.1504/ijhpsa.2017.10008106","mag":"2757780747"},"language":"en","primary_location":{"id":"doi:10.1504/ijhpsa.2017.10008106","is_oa":false,"landing_page_url":"https://doi.org/10.1504/ijhpsa.2017.10008106","pdf_url":null,"source":{"id":"https://openalex.org/S174117138","display_name":"International Journal of High Performance Systems Architecture","issn_l":"1751-6528","issn":["1751-6528","1751-6536"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310317825","host_organization_name":"Inderscience Publishers","host_organization_lineage":["https://openalex.org/P4310317825"],"host_organization_lineage_names":["Inderscience Publishers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"International Journal of High Performance Systems Architecture","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5100624587","display_name":"Preetam Kumar","orcid":"https://orcid.org/0000-0002-9015-5123"},"institutions":[{"id":"https://openalex.org/I132153292","display_name":"Indian Institute of Technology Patna","ror":"https://ror.org/01ft5vz71","country_code":"IN","type":"education","lineage":["https://openalex.org/I132153292"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Preetam Kumar","raw_affiliation_strings":["Electrical Engineering Department, Indian Institute of Technology, Patna, 800001, India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Electrical Engineering Department, Indian Institute of Technology, Patna, 800001, India","institution_ids":["https://openalex.org/I132153292"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5101811111","display_name":"Vikas Kumar","orcid":"https://orcid.org/0000-0002-2786-8104"},"institutions":[{"id":"https://openalex.org/I132153292","display_name":"Indian Institute of Technology Patna","ror":"https://ror.org/01ft5vz71","country_code":"IN","type":"education","lineage":["https://openalex.org/I132153292"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"VIKAS KUMAR","raw_affiliation_strings":["Electrical Engineering Department, Indian Institute of Technology, Patna, 800001, India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Electrical Engineering Department, Indian Institute of Technology, Patna, 800001, India","institution_ids":["https://openalex.org/I132153292"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5015170706","display_name":"Kailash Chandra Ray","orcid":"https://orcid.org/0000-0002-7345-1377"},"institutions":[{"id":"https://openalex.org/I132153292","display_name":"Indian Institute of Technology Patna","ror":"https://ror.org/01ft5vz71","country_code":"IN","type":"education","lineage":["https://openalex.org/I132153292"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Kailash C. Ray","raw_affiliation_strings":["Electrical Engineering Department, Indian Institute of Technology, Patna, 800001, India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Electrical Engineering Department, Indian Institute of Technology, Patna, 800001, India","institution_ids":["https://openalex.org/I132153292"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.13209988,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":"7","issue":"2","first_page":"57","last_page":"57"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9984999895095825,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11697","display_name":"Numerical Methods and Algorithms","score":0.9984999895095825,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/window-function","display_name":"Window function","score":0.8622769117355347},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8163731098175049},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7303206920623779},{"id":"https://openalex.org/keywords/window","display_name":"Window (computing)","score":0.7228477001190186},{"id":"https://openalex.org/keywords/cordic","display_name":"CORDIC","score":0.7226950526237488},{"id":"https://openalex.org/keywords/very-large-scale-integration","display_name":"Very-large-scale integration","score":0.5870636701583862},{"id":"https://openalex.org/keywords/fast-fourier-transform","display_name":"Fast Fourier transform","score":0.5641383528709412},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.5219045281410217},{"id":"https://openalex.org/keywords/reconfigurability","display_name":"Reconfigurability","score":0.5117063522338867},{"id":"https://openalex.org/keywords/spectral-leakage","display_name":"Spectral leakage","score":0.45215344429016113},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.35605955123901367},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.26549458503723145},{"id":"https://openalex.org/keywords/computer-vision","display_name":"Computer vision","score":0.11080074310302734},{"id":"https://openalex.org/keywords/filter","display_name":"Filter (signal processing)","score":0.09406685829162598},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.08969131112098694}],"concepts":[{"id":"https://openalex.org/C140101238","wikidata":"https://www.wikidata.org/wiki/Q1404885","display_name":"Window function","level":3,"score":0.8622769117355347},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8163731098175049},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7303206920623779},{"id":"https://openalex.org/C2778751112","wikidata":"https://www.wikidata.org/wiki/Q835016","display_name":"Window (computing)","level":2,"score":0.7228477001190186},{"id":"https://openalex.org/C58870171","wikidata":"https://www.wikidata.org/wiki/Q116076","display_name":"CORDIC","level":3,"score":0.7226950526237488},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.5870636701583862},{"id":"https://openalex.org/C75172450","wikidata":"https://www.wikidata.org/wiki/Q623950","display_name":"Fast Fourier transform","level":2,"score":0.5641383528709412},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.5219045281410217},{"id":"https://openalex.org/C2780149590","wikidata":"https://www.wikidata.org/wiki/Q7302742","display_name":"Reconfigurability","level":2,"score":0.5117063522338867},{"id":"https://openalex.org/C113407356","wikidata":"https://www.wikidata.org/wiki/Q1431214","display_name":"Spectral leakage","level":3,"score":0.45215344429016113},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.35605955123901367},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.26549458503723145},{"id":"https://openalex.org/C31972630","wikidata":"https://www.wikidata.org/wiki/Q844240","display_name":"Computer vision","level":1,"score":0.11080074310302734},{"id":"https://openalex.org/C106131492","wikidata":"https://www.wikidata.org/wiki/Q3072260","display_name":"Filter (signal processing)","level":2,"score":0.09406685829162598},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.08969131112098694},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1504/ijhpsa.2017.10008106","is_oa":false,"landing_page_url":"https://doi.org/10.1504/ijhpsa.2017.10008106","pdf_url":null,"source":{"id":"https://openalex.org/S174117138","display_name":"International Journal of High Performance Systems Architecture","issn_l":"1751-6528","issn":["1751-6528","1751-6536"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310317825","host_organization_name":"Inderscience Publishers","host_organization_lineage":["https://openalex.org/P4310317825"],"host_organization_lineage_names":["Inderscience Publishers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"International Journal of High Performance Systems Architecture","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.5199999809265137,"display_name":"Sustainable cities and communities","id":"https://metadata.un.org/sdg/11"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":["https://openalex.org/W2937789225","https://openalex.org/W2549769717","https://openalex.org/W2312006538","https://openalex.org/W2393141619","https://openalex.org/W2944231375","https://openalex.org/W3143386729","https://openalex.org/W2243740808","https://openalex.org/W2382342197","https://openalex.org/W2366177314","https://openalex.org/W2147205936"],"abstract_inverted_index":{"Popular":[0],"window":[1,53,65,75,78,90,119,124,127],"technique":[2],"such":[3],"as":[4],"Hamming,":[5],"Hanning,":[6],"Blackman,":[7],"Blackman-Harris":[8],"and":[9,28,39,62,77,94,126,151],"flat":[10],"top":[11],"windows":[12],"are":[13],"an":[14],"obvious":[15],"choice":[16],"before":[17],"fast-Fourier-transform":[18],"(FFT)":[19],"in":[20],"the":[21,33,52,57,60,82,138],"domain":[22],"of":[23,59,64,89,114],"signal":[24],"processing,":[25],"communication":[26],"system":[27],"image":[29],"processing":[30],"to":[31,45,71,116,132],"minimise":[32],"undesirable":[34],"phenomenon,":[35],"i.e.,":[36],"spectral":[37],"leakage":[38],"picket":[40],"fence":[41],"effect":[42],"arise":[43],"due":[44],"direct":[46],"truncation":[47],"by":[48],"rectangular":[49],"window.":[50],"As":[51],"characteristics":[54],"depends":[55],"upon":[56,81,137],"type":[58],"function":[61,76,91,120],"length":[63,79,128],"used,":[66],"hence,":[67],"this":[68,100,141],"is":[69,112,144],"necessary":[70],"choose":[72,117],"a":[73,103,118],"particular":[74],"depending":[80,136],"applications.":[83],"In":[84],"other":[85],"hand,":[86],"real-time":[87,149],"implementation":[88,152],"demands":[92],"efficient":[93,106],"flexible":[95],"very-large-scale-integration":[96],"(VLSI)":[97],"architecture.":[98],"Hence,":[99],"paper":[101],"presents":[102],"new":[104],"hardware":[105],"coordinate-rotation-digital-computer":[107],"(CORDIC)-based":[108],"VLSI":[109],"architecture":[110,143],"which":[111],"capable":[113],"reconfigurability":[115],"among":[121],"aforesaid":[122],"popular":[123],"functions":[125],"ranging":[129],"from":[130],"8":[131],"32":[133],"K":[134],"(215),":[135],"application.":[139],"Further,":[140],"proposed":[142],"prototyped":[145],"on":[146],"FPGA":[147],"for":[148],"validation":[150],"results":[153],"have":[154],"been":[155],"highlighted":[156],"along":[157],"with":[158],"error":[159],"analysis.":[160]},"counts_by_year":[{"year":2024,"cited_by_count":1}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}